参数资料
型号: EP20K400GC655-3ES
元件分类: CPU监测
英文描述: RTC Module With CPU Supervisor
中文描述: 时钟模块CPU监控
文件页数: 61/114页
文件大小: 1623K
代理商: EP20K400GC655-3ES
50
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 30. Specifications for the Incoming & Generated Clocks
The tI parameter refers to the nominal input clock period; the tO parameter refers to the
nominal output clock period.
Table 15 summarizes the APEX 20K ClockLock and ClockBoost
parameters for -1 speed-grade devices.
Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade
Devices (Part 1 of 2)
Symbol
Parameter
Min
Max
Unit
fOUT
Output frequency
25
180
MHz
fCLK1 (1)
Input clock frequency (ClockBoost
clock multiplication factor equals 1)
25
180
MHz
fCLK2
Input clock frequency (ClockBoost
clock multiplication factor equals 2)
16
90
MHz
fCLK4
Input clock frequency (ClockBoost
clock multiplication factor equals 4)
10
48
MHz
tOUTDUTY
Duty cycle for
ClockLock/ClockBoost-generated
clock
40
60
%
fCLKDEV
Input deviation from user
specification in the Quartus II
software (ClockBoost clock
multiplication factor equals 1) (2)
25,000
PPM
tR
Input rise time
5
ns
tF
Input fall time
5
ns
Input
Clock
ClockLock
Generated
Clock
f CLK1 f CLK2
f CLK4
t INDUTY
t I + t CLKDEV
t R
t F
t O
t I + t INCLKSTB
t O
tO
t JITTER
tO + t JITTER
t OUTDUTY
,,
相关PDF资料
PDF描述
EP20K400GI655-1 RTC Module With CPU Supervisor
EP20K400GI655-1ES RTC Module With CPU Supervisor
EP20K400GI655-2 RTC Module With CPU Supervisor
EP20K400GI655-2ES RTC Module With CPU Supervisor
EP20K400GI655-3 RTC Module With CPU Supervisor
相关代理商/技术参数
参数描述
EP20K400GI655-1 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP20K400GI655-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K400GI655-2 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)
EP20K400GI655-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K400GI655-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA)