参数资料
型号: EP20K60EQI208-2ES
元件分类: 电源监测
英文描述: Dual Voltage Monitor with Intergrated CPU Supervisor
中文描述: 双电压监视器集成CPU监控
文件页数: 13/114页
文件大小: 1623K
代理商: EP20K60EQI208-2ES
Altera Corporation
11
APEX 20K Programmable Logic Device Family Data Sheet
Logic Array Block
Each LAB consists of 10 LEs, the LEs’ associated carry and cascade chains,
LAB control signals, and the local interconnect. The local interconnect
transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs.
The Quartus II Compiler places associated logic within an LAB or adjacent
LABs, allowing the use of a fast local interconnect for high performance.
Figure 3 shows the APEX 20K LAB.
APEX 20K devices use an interleaved LAB structure. This structure allows
each LE to drive two local interconnect areas. This feature minimizes use
of the MegaLAB and FastTrack interconnect, providing higher
performance and flexibility. Each LE can drive 29 other LEs through the
fast local interconnect.
Figure 3. LAB Structure
To/From
Adjacent LAB,
ESB, or IOEs
To/From
Adjacent LAB,
ESB, or IOEs
The 10 LEs in the LAB are driven by
two local interconnect areas. These LEs
can drive two local interconnect areas.
Local Interconnect
LEs drive local
MegaLAB, row,
and column
interconnects.
Column
Interconnect
Row
Interconnect
MegaLAB Interconnect
相关PDF资料
PDF描述
EP20K60ERI240-1ES FPGA
EP20K60ERI240-2ES FPGA
EP20K60ERI240-3ES FPGA
EP20K60ETC144-1ES FPGA
EP20K60ETC144-2ES FPGA
相关代理商/技术参数
参数描述
EP20K60EQI208-2X 制造商:Rochester Electronics LLC 功能描述:- Bulk
EP20K60EQI208-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EQI240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EQI240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K60EQI240-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA