参数资料
型号: EP2AGX260EF29C4
厂商: Altera
文件页数: 59/90页
文件大小: 0K
描述: IC ARRIA II GX FPGA 260K 780FBGA
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 4
系列: Arria II GX
LAB/CLB数: 10260
逻辑元件/单元数: 244188
RAM 位总计: 12038144
输入/输出数: 372
电源电压: 0.87 V ~ 0.93 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 780-BBGA
供应商设备封装: 780-FBGA(29x29)
1–54
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
fOUT
Output frequency for internal global or regional clock
(–4 Speed Grade)
500
MHz
Output frequency for internal global or regional clock
(–5 Speed Grade)
500
MHz
Output frequency for internal global or regional clock
(–6 Speed Grade)
400
MHz
fOUT_EXT
Output frequency for external clock output (–4 Speed Grade)
670 (5)
MHz
Output frequency for external clock output (–5 Speed Grade)
622 (5)
MHz
Output frequency for external clock output (–6 Speed Grade)
500 (5)
MHz
tOUTDUTY
Duty cycle for external clock output (when set to 50%)
45
50
55
%
tOUTPJ_DC
Dedicated clock output period jitter (fOUT 100 MHz)
300
ps (p–p)
Dedicated clock output period jitter (fOUT 100 MHz)
30
mUI (p–p)
tOUTCCJ_DC
Dedicated clock output cycle-to-cycle jitter (fOUT 100 MHz)
300
ps (p–p)
Dedicated clock output cycle-to-cycle jitter (fOUT 100 MHz)
30
mUI (p–p)
fOUTPJ_IO
Regular I/O clock output period jitter (fOUT 100 MHz)
650
ps (p–p)
Regular I/O clock output period jitter (fOUT 100 MHz)
65
mUI (p–p)
fOUTCCJ_IO
Regular I/O clock output cycle-to-cycle jitter (fOUT 100 MHz)
650
ps (p–p)
Regular I/O clock output cycle-to-cycle jitter (fOUT 100 MHz)
65
mUI (p–p)
tCONFIGPLL
Time required to reconfigure PLL scan chains
3.5
SCANCLK
cycles
tCONFIGPHASE Time required to reconfigure phase shift
1
SCANCLK
cycles
fSCANCLK
SCANCLK frequency
100
MHz
tLOCK
Time required to lock from end of device configuration
1
ms
tDLOCK
Time required to lock dynamically (after switchover or
reconfiguring any non-post-scale counters/delays)
——
1
ms
fCL B W
PLL closed-loop low bandwidth
0.3
MHz
PLL closed-loop medium bandwidth
1.5
MHz
PLL closed-loop high bandwidth
4
MHz
tPLL_PSERR
Accuracy of PLL phase shift
±50
ps
tARESET
Minimum pulse width on areset signal
10
ns
Table 1–44. PLL Specifications for Arria II GX Devices (Part 2 of 3)
Symbol
Description
Min
Typ
Max
Unit
相关PDF资料
PDF描述
A14100A-1CQ256C IC FPGA 10K GATES 256-CQFP
EP1S40B956C5 IC STRATIX FPGA 40K LE 956-BGA
EP1S40B956I6 IC STRATIX FPGA 40K LE 956-BGA
EP1S40F1508C5 IC STRATIX FPGA 40K LE 1508-FBGA
A54SX32-1CQ208 IC FPGA SX 48K GATES 208-CQFP
相关代理商/技术参数
参数描述
EP2AGX260EF29C4N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX260EF29C5 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX260EF29C5N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX260EF29C6 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX260EF29C6N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 372 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256