- 您现在的位置：买卖IC网 > PDF目录5912 > AD8224ACPZ-WP (Analog Devices Inc)IC AMP INST JFET R-R LP 16LFCSP PDF资料下载
参数资料
| 型号： | AD8224ACPZ-WP |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/28页 |
| 文件大小： | 0K |
| 描述： | IC AMP INST JFET R-R LP 16LFCSP |
| 标准包装： | 64 |
| 放大器类型： | 仪表 |
| 电路数： | 2 |
| 输出类型： | 满摆幅 |
| 转换速率： | 2 V/µs |
| -3db带宽： | 1.5MHz |
| 电流 - 输入偏压： | 25pA |
| 电压 - 输入偏移： | 300µV |
| 电流 - 电源： | 750µA |
| 电流 - 输出 / 通道： | 15mA |
| 电压 - 电源，单路/双路(±)： | 4.5 V ~ 36 V，±2.25 V ~ 18 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-VQFN 裸露焊盘，CSP |
| 供应商设备封装： | 16-LFCSP-VQ |
| 包装： | 托盘 - 晶粒 |
| 配用： | AD8224-EVALZ-ND - BOARD EVALUATION AD8224 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD8224
Data Sheet
Rev. C | Page 24 of 28
APPLICATIONS INFORMATION
DRIVING AN ADC
An instrumentation amplifier is often used in front of an ADC
to provide CMRR and additional conditioning such as a voltage
level shift and gain (see Figure 62). In this example, a 2.7 nF
capacitor and a 500 Ω resistor create an antialiasing filter for the
AD7685. The 2.7 nF capacitor also serves to store and deliver
the necessary charge to the switched capacitor input of the ADC.
The 500 Ω series resistor reduces the burden of the 2.7 nF load
from the amplifier. However, large source impedance in front of
the ADC can degrade the total harmonic distortion (THD).
For applications where THD performance is critical, the series
resistor needs to be small. At worst, a small series resistor can
load the AD8224, potentially causing the output to overshoot
or ring. In such cases, a buffer amplifier, such as the AD8615
should be used after the AD8224 to drive the ADC.
AD8224
AD7685
4.7F
ADR435
+5V
2.7nF
REF
500
1.07k
+2.5V
+IN
–IN
±50mV
+5V
0.1F
10F
06286-
063
+
Figure 62. Driving an ADC in a Low Frequency Application
DIFFERENTIAL OUTPUT
The differential configuration of the AD8224 has the same
excellent dc precision specifications as the single-ended output
configuration and is recommended for applications in the
frequency range of dc to 1 MHz.
The circuit configuration, outlined in Table 4 and Table 7, refers
to the configuration shown in Figure 63 only. The circuit includes
an RC filter that maintains the stability of the loop.
The transfer function for the differential output is
VDIFF_OUT = V+OUT VOUT = (V+IN VIN) × G
where:
G
R
G
kΩ
49.4
1 +
=
+IN
–IN
+
–
+
–
AD8224
+OUT
33pF
–OUT
+IN2
REF2
20k
RG
06286-
064
Figure 63. Differential Circuit Schematic
Setting the Common-Mode Voltage
The output common-mode voltage is set by the average of +IN2
and REF2. The transfer function is
VCM_OUT = (V+OUT + VOUT)/2 = (V+IN2 + VREF2)/2
+IN2 and REF2 have different properties that allow the
reference voltage to be easily set for a wide variety of applications.
+IN2 has high impedance but cannot swing to the positive
supply rail. REF2 must be driven with a low impedance but
can go 300 mV beyond the supply rails.
A common application sets the common-mode output voltage
to the midscale of a differential ADC. In this case, the ADC
reference voltage is sent to the +IN2 terminal, and ground is
connected to the REF2 terminal. This produces a common-
mode output voltage of half the ADC reference voltage.
2-Channel Differential Output Using a Dual Op Amp
Another differential output topology is shown in Figure 64.
Instead of a second in-amp, of a dual OP2177 op amp creates
the inverted output. Because the OP2177 comes in an MSOP,
this configuration allows the creation of a dual-channel, precision
differential output in-amp with little board area.
Errors from the op amp are common to both outputs and are,
thus, common mode. Errors from mismatched resistors also
create a common-mode dc offset. Because these errors are
common mode, they are likely to be rejected by the next
device in the signal chain.
+IN
–IN
REF
AD8224
VREF
4.99k
+
–
OP2177
+OUT
–OUT
4.99k
06286-
065
Figure 64. Differential Output Using Op Amp
相关PDF资料 |
PDF描述 |
|---|---|
| 929647-04-27-I | CONN HEADER .100 SNGL STR 27POS |
| AD8037ANZ | IC OPAMP VF ULDIST LN 70MA 8DIP |
| TMM-132-01-G-S-SM | CONN HEADER 32POS SNGL 2MM SMD |
| SL1411A075SM | GAS TUBE GDT 10KA 75V SMD |
| LT1807IS8#TRPBF | IC OPAMP R-R I/O DUAL LN 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP2AGX260FF35I3N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP2AGX260FF35I5 | 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP2AGX260FF35I5N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP2AGX45CU17C4 | 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP2AGX45CU17C4N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
发布紧急采购，3分钟左右您将得到回复。