参数资料
型号: EP2AGX260FF35I5
厂商: Altera
文件页数: 15/90页
文件大小: 0K
描述: IC ARRIA II GX 260K 1152FBGA
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 3
系列: Arria II GX
LAB/CLB数: 10260
逻辑元件/单元数: 244188
RAM 位总计: 12038144
输入/输出数: 612
电源电压: 0.87 V ~ 0.93 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 1152-BBGA
供应商设备封装: 1152-FBGA(27x27)
1–14
Chapter 1: Device Datasheet for Arria II Devices
Electrical Characteristics
December 2013
Altera Corporation
Table 1–19 lists the weak pull-up resistor values for Arria II GZ devices.
Hot Socketing
Table 1–20 lists the hot-socketing specification for Arria II GX and GZ devices.
Schmitt Trigger Input
The Arria II GX device supports Schmitt trigger input on the TDI, TMS, TCK, nSTATUS,
nCONFIG
, nCE, CONF_DONE, and DCLK pins. A Schmitt trigger feature introduces
hysteresis to the input signal for improved noise immunity, especially for signals with
slow edge rates.
Table 1–21 lists the hysteresis specifications across the supported VCCIO range for
Schmitt trigger inputs in Arria II GX devices.
Table 1–19. Internal Weak Pull-Up Resistor for Arria II GZ Devices
Symbol
Description
Conditions
Min
Typ
Max
Unit
RPU
Value of the I/O pin pull-up
resistor before and during
configuration, as well as user
mode if the programmable
pull-up resistor option is enabled.
VCCIO = 3.0 V ±5% (3)
—25
k
VCCIO = 2.5 V ±5% (3)
—25
k
VCCIO = 1.8 V ±5% (3)
—25
k
VCCIO = 1.5 V ±5% (3)
—25
k
VCCIO = 1.2 V ±5% (3)
—25
k
Notes to Table 1–19:
(1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
(2) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is
approximately 25 k
(3) Pin pull-up resistance values may be lower if an external source drives the pin higher than VCCIO.
Table 1–20. Hot Socketing Specifications for Arria II Devices
Symbol
Description
Maximum
IIIOPIN(DC)
DC current per I/O pin
300
A
IIOPIN(AC)
AC current per I/O pin
8 mA (1)
IXCVRTX(DC)
DC current per transceiver TX pin
100 mA
IXCVRRX(DC)
DC current per transceiver RX pin
50 mA
Note to Table 1–20:
(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |IIOPIN| = C dv/dt, in which “C” is I/O pin
capacitance and “dv/dt” is slew rate.
Table 1–21. Schmitt Trigger Input Hysteresis Specifications for Arria II GX Devices
Symbol
Description
Condition (V)
Minimum
Unit
VSchmitt
Hysteresis for Schmitt trigger input
VCCIO = 3.3
220
mV
VCCIO = 2.5
180
mV
VCCIO = 1.8
110
mV
VCCIO = 1.5
70
mV
相关PDF资料
PDF描述
93LC46BT-E/SN IC EEPROM 1KBIT 2MHZ 8SOIC
HMC43DRYH-S734 CONN EDGECARD 86POS DIP .100 SLD
ASC36DRAN-S734 CONN EDGECARD 72POS .100 R/A PCB
ASC36DRAH-S734 CONN EDGECARD 72POS .100 R/A PCB
93LC56AT-I/MS IC EEPROM 2KBIT 3MHZ 8MSOP
相关代理商/技术参数
参数描述
EP2AGX260FF35I5N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 10260 LABs 612 IO RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX45CU17C4 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX45CU17C4N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX45CU17C5 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX45CU17C5N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 1805 LABs 156 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256