参数资料
型号: EP4CE15E22C7
厂商: Altera
文件页数: 30/42页
文件大小: 0K
描述: IC CYCLONE IV FPGA 15K 144EQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色产品: Cyclone? IV FPGAs
标准包装: 120
系列: CYCLONE® IV E
LAB/CLB数: 963
逻辑元件/单元数: 15408
RAM 位总计: 516096
输入/输出数: 81
电源电压: 1.15 V ~ 1.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 144-LQFP 裸露焊盘
供应商设备封装: 144-EQFP(20x20)
1–36
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
December 2013
Altera Corporation
Table 1–44 and Table 1–45 list the IOE programmable delay for Cyclone IV GX
devices.
Table 1–44. IOE Programmable Delay on Column Pins for Cyclone IV GX Devices (1), (2)
Parameter
Paths
Affected
Number
of
Settings
Min
Offset
Max Offset
Unit
Fast Corner
Slow Corner
C6
I7
C6
C7
C8
I7
Input delay from pin to
internal cells
Pad to I/O
dataout to
core
7
0
1.313
1.209
2.184
2.336
2.451
2.387
ns
Input delay from pin to
input register
Pad to I/O
input register
8
0
1.312
1.208
2.200
2.399
2.554
2.446
ns
Delay from output
register to output pin
I/O output
register to
pad
2
0
0.438
0.404
0.751
0.825
0.886
0.839
ns
Input delay from
dual-purpose clock pin
to fan-out destinations
Pad to global
clock
network
12
0
0.713
0.682
1.228
1.41
1.566
1.424
ns
Notes to Table 1–44:
(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of the Quartus II software.
(2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.
Table 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices (1), (2)
Parameter
Paths
Affected
Number
of
Settings
Min
Offset
Max Offset
Unit
Fast Corner
Slow Corner
C6
I7
C6
C7
C8
I7
Input delay from pin to
internal cells
Pad to I/O
dataout to
core
7
0
1.314
1.210
2.209
2.398
2.526
2.443
ns
Input delay from pin to
input register
Pad to I/O
input register
8
0
1.313
1.208
2.205
2.406
2.563
2.450
ns
Delay from output
register to output pin
I/O output
register to
pad
2
0
0.461
0.421
0.789
0.869
0.933
0.884
ns
Input delay from
dual-purpose clock pin
to fan-out destinations
Pad to global
clock network
12
0
0.712
0.682
1.225
1.407
1.562
1.421
ns
Notes to Table 1–45:
(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Quartus II software.
(2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software
相关PDF资料
PDF描述
EP4CE15F17C9L IC CYCLONE IV FPGA 15K 256FBGA
EP4CE15F17C8 IC CYCLONE IV FPGA 15K 256FBGA
AT28HC64B-12JU IC EEPROM 64KBIT 120NS 32PLCC
EX128-TQG100A IC FPGA ANTIFUSE 6K 100-TQFP
EX128-TQ100A IC FPGA ANTIFUSE 6K 100-TQFP
相关代理商/技术参数
参数描述
EP4CE15E22C7N 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4CE15E22C8 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4CE15E22C8L 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4CE15E22C8LN 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4CE15E22C8N 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256