参数资料
型号: EP4CE40F23C9LN
厂商: Altera
文件页数: 29/42页
文件大小: 0K
描述: IC CYCLONE IV FPGA 40K 484FBGA
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色产品: Cyclone? IV FPGAs
标准包装: 60
系列: CYCLONE® IV E
LAB/CLB数: 2475
逻辑元件/单元数: 39600
RAM 位总计: 1161216
输入/输出数: 328
电源电压: 0.97 V ~ 1.03 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 484-BGA
供应商设备封装: 484-FBGA(23x23)
Chapter 1: Cyclone IV Device Datasheet
1–35
Switching Characteristics
December 2013
Altera Corporation
Table 1–42 and Table 1–43 list the IOE programmable delay for Cyclone IV E 1.2 V
core voltage devices.
Table 1–42. IOE Programmable Delay on Column Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)
Parameter
Paths
Affected
Number
of
Setting
Min
Offset
Max Offset
Unit
Fast Corner
Slow Corner
C6
I7
A7
C6
C7
C8
I7
A7
Input delay from pin to
internal cells
Pad to I/O
dataout to
core
7
0
1.314 1.211 1.211 2.177 2.340 2.433 2.388 2.508
ns
Input delay from pin to
input register
Pad to I/O
input register
8
0
1.307 1.203 1.203
2.19
2.387 2.540 2.430 2.545
ns
Delay from output
register to output pin
I/O output
register to
pad
2
0
0.437 0.402 0.402 0.747 0.820 0.880 0.834 0.873
ns
Input delay from
dual-purpose clock pin
to fan-out destinations
Pad to global
clock
network
12
0
0.693 0.665 0.665 1.200 1.379 1.532 1.393 1.441
ns
Notes to Table 1–42:
(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
(2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.
Table 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices (1), (2)
Parameter
Paths
Affected
Number
of
Setting
Min
Offset
Max Offset
Unit
Fast Corner
Slow Corner
C6
I7
A7
C6
C7
C8
I7
A7
Input delay from pin to
internal cells
Pad to I/O
dataout to
core
7
0
1.314 1.209 1.209 2.201 2.386 2.510 2.429 2.548
ns
Input delay from pin to
input register
Pad to I/O
input register
8
0
1.312 1.207 1.207 2.202 2.402 2.558 2.447 2.557
ns
Delay from output
register to output pin
I/O output
register to
pad
2
0
0.458 0.419 0.419 0.783 0.861 0.924 0.875 0.915
ns
Input delay from
dual-purpose clock pin
to fan-out destinations
Pad to global
clock
network
12
0
0.686 0.657 0.657 1.185 1.360 1.506 1.376 1.422
ns
Notes to Table 1–43:
(1) The incremental values for the settings are generally linear. For the exact values for each setting, use the latest version of the Quartus II software.
(2) The minimum and maximum offset timing numbers are in reference to setting 0 as available in the Quartus II software.
相关PDF资料
PDF描述
EP4CE40F23C8N IC CYCLONE IV FPGA 40K 484FBGA
A54SX16A-1TQG100I IC FPGA SX 24K GATES 100-TQFP
A54SX16A-1TQ100I IC FPGA SX 24K GATES 100-TQFP
A54SX32A-FTQ144 IC FPGA SX 48K GATES 144-TQFP
A54SX16A-2TQG144 IC FPGA SX 24K GATES 144-TQFP
相关代理商/技术参数
参数描述
EP4CE40F23I7 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 2475 LABs 328 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4CE40F23I7N 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 2475 LABs 328 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4CE40F23I8L 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 2475 LABs 328 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4CE40F23I8LN 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 2475 LABs 328 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4CE40F29C6 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 2475 LABs 532 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256