参数资料
| 型号： | EP4CE75F29I7 |
| 厂商： | Altera |
| 文件页数： | 27/42页 |
| 文件大小： | 0K |
| 描述： | IC CYCLONE IV FPGA 75K 780FBGA |
| 产品培训模块： | Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview |
| 特色产品： | Cyclone? IV FPGAs |
| 标准包装： | 36 |
| 系列： | CYCLONE® IV E |
| LAB/CLB数： | 4713 |
| 逻辑元件/单元数： | 75408 |
| RAM 位总计： | 2810880 |
| 输入/输出数： | 426 |
| 电源电压： | 1.15 V ~ 1.25 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 780-BBGA |
| 供应商设备封装： | 780-FBGA（29x29） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
Chapter 1: Cyclone IV Device Datasheet
1–33
Switching Characteristics
December 2013
Altera Corporation
f For more information about the supported maximum clock rate, device and pin
planning, IP implementation, and device termination, refer to Section III: System
Performance Specifications of the External Memory Interface Handbook.
Table 1–37 lists the memory output clock jitter specifications for Cyclone IV devices.
Duty Cycle Distortion Specifications
Table 1–38 lists the worst case duty cycle distortion for Cyclone IV devices.
OCT Calibration Timing Specification
Table 1–39 lists the duration of calibration for series OCT with calibration at device
power-up for Cyclone IV devices.
Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices (1), (2)
Parameter
Symbol
Min
Max
Unit
Clock period jitter
tJIT(per)
–125
125
ps
Cycle-to-cycle period jitter
tJIT(cc)
–200
200
ps
Duty cycle jitter
tJIT(duty)
–150
150
ps
Notes to Table 1–37:
(1) Memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2
standard.
(2) The clock jitter specification applies to memory output clock pins generated using DDIO circuits clocked by a PLL
output routed on a global clock (GCLK) network.
Symbol
C6
C7, I7
C8, I8L, A7
C9L
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Output Duty Cycle
4555
%
Notes to Table 1–38:
(1) The duty cycle distortion specification applies to clock outputs from the PLLs, global clock tree, and IOE driving the dedicated and general
purpose I/O pins.
(2) Cyclone IV devices meet the specified duty cycle distortion at the maximum output toggle rate for each combination of I/O standard and current
strength.
(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support
C6, C7, C8, I7, and A7 speed grades. Cyclone IV GX devices only support C6, C7, C8, and I7 speed grades.
Table 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for
Cyclone IV Devices (1)
Symbol
Description
Maximum
Units
tOCTCAL
Duration of series OCT with
calibration at device power-up
20
s
Note to Table 1–39:
(1) OCT calibration takes place after device configuration and before entering user mode.
相关PDF资料 |
PDF描述 |
|---|---|
| M1AFS1500-2FGG676 | IC FPGA 8MB FLASH 1.5M 676-FBGA |
| ACB80DHRR | CONN CARD EXTEND 160POS .050" |
| M1AFS1500-2FG676 | IC FPGA 8MB FLASH 1.5M 676-FBGA |
| AFS1500-2FGG676 | IC FPGA 8MB FLASH 1.5M 676-FBGA |
| AFS1500-2FG676 | IC FPGA 8MB FLASH 1.5M 676-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP4CE75F29I7N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 4713 LABs 426 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4CE75F29I8L | 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 4713 LABs 426 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4CE75F29I8LN | 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 4713 LABs 426 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4CE75U19I7N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Cyclone IV E 4713 LABs 292 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4CGX110 | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Cyclone IV FPGA Device Family Overview |
发布紧急采购，3分钟左右您将得到回复。