参数资料
| 型号： | EP4S100G5H40I1N |
| 厂商： | Altera |
| 文件页数： | 18/22页 |
| 文件大小： | 0K |
| 描述： | IC STRATIX IV FPGA 530K 1517HBGA |
| 产品培训模块： | Three Reasons to Use FPGA's in Industrial Designs |
| 标准包装： | 3 |
| 系列： | STRATIX® IV GT |
| LAB/CLB数： | 21248 |
| 逻辑元件/单元数： | 531200 |
| RAM 位总计： | 28033024 |
| 输入/输出数： | 654 |
| 电源电压： | 0.92 V ~ 0.98 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 100°C |
| 封装/外壳： | 1517-BBGA 裸露焊盘 |
| 供应商设备封装： | 1517-HBGA（42.5x42.5） |
Chapter 1: Overview for the Stratix IV Device Family
1–5
Feature Summary
September 2012
Altera Corporation
Stratix IV GT Devices
Stratix IV GT devices provide up to 48 CDR-based transceiver channels per device:
■
Thirty-two out of the 48 transceiver channels have dedicated PCS and PMA
circuitry and support data rates between 600 Mbps and 11.3 Gbps
■
The remaining 16 transceiver channels have dedicated PMA-only circuitry and
support data rates between 600 Mbps and 6.5 Gbps
1 The actual number of transceiver channels per device varies with device selection. For
more information about the exact transceiver count in each device, refer to Table 1–7
1 For more information about Stratix IV GT devices and transceiver architecture, refer
to the Transceiver Architecture in Stratix IV Devices chapter.
Figure 1–3 shows a high-level Stratix IV GT chip view.
Figure 1–3. Stratix IV GT Chip View (1)
Note to Figure 1–3:
(1) Resource counts vary with device selection, package selection, or both.
General Purpose
I/O and Memory
Interface
600 Mbps-11.3 Gbps CDR-based Transceiver
General Purpose I/O and up to 1.6 Gbps
LVDS interface with DPA and Soft-CDR
PCI
Express
Hard
IP
Bloc
k
PCI
Express
Hard
IP
Bloc
k
PCI
Express
Hard
IP
Bloc
k
PCI
Express
Hard
IP
Bloc
k
T
ranscei
v
er
Bloc
k
T
ranscei
v
er
Bloc
k
T
ranscei
v
er
Bloc
k
T
ranscei
v
er
Bloc
k
General Purpose
I/O and Memory
Interface
PLL
General Purpose
I/O and Memory
Interface
General Purpose
I/O and Memory
Interface
PLL
FPGA Fabric
(Logic Elements, DSP,
Embedded Memory,
Clock Networks)
Transceiver Block
General Purpose I/O and
High-Speed LVDS I/O
with DPA and Soft CDR
Gener
al
P
u
rpose
I/O
and
High-Speed
L
V
DS
I/O
w
ith
DP
A
and
Soft
CDR
PLL
Gener
al
P
u
rpose
I/O
and
High-Speed
L
V
DS
I/O
w
ith
DP
A
and
Soft
CDR
Gener
al
P
u
rpose
I/O
and
High-Speed
L
V
DS
I/O
w
ith
DP
A
and
Soft
CDR
Gener
al
P
u
rpose
I/O
and
High-Speed
L
V
DS
I/O
w
ith
DP
A
and
Soft
CDR
T
ranscei
v
er
Bloc
k
T
ranscei
v
er
Bloc
k
T
ranscei
v
er
Bloc
k
T
ranscei
v
er
Bloc
k
相关PDF资料 |
PDF描述 |
|---|---|
| 93LC66A-E/ST | IC EEPROM 4KBIT 2MHZ 8TSSOP |
| 93LC66BT-E/ST | IC EEPROM 4KBIT 2MHZ 8TSSOP |
| 93LC66B-E/ST | IC EEPROM 4KBIT 2MHZ 8TSSOP |
| EP4S100G5F45I2 | IC STRATIX IV FPGA 530K 1932FBGA |
| 93LC66B-E/MS | IC EEPROM 4KBIT 2MHZ 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP4S100G5H40I2 | 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4S100G5H40I2N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4S100G5H40I3 | 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4S100G5H40I3N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV 21248 LABs 781 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4S40G2F40C2NES1 | 制造商:Altera Corporation 功能描述:IC STRATIX IV GT FPGA 1517FBGA |
发布紧急采购，3分钟左右您将得到回复。