参数资料
| 型号： | EP4SGX230HF35C3 |
| 厂商： | Altera |
| 文件页数： | 16/82页 |
| 文件大小： | 0K |
| 描述： | IC STRATIX IV GX 230K 1152-FBGA |
| 产品培训模块： | Stratix IV FPGAs Three Reasons to Use FPGA's in Industrial Designs |
| 标准包装： | 3 |
| 系列： | Stratix® IV GX |
| LAB/CLB数： | 9120 |
| 逻辑元件/单元数： | 228000 |
| RAM 位总计： | 17544192 |
| 输入/输出数： | 564 |
| 电源电压： | 0.87 V ~ 0.93 V |
| 安装类型： | 表面贴装 |
| 工作温度： | 0°C ~ 85°C |
| 封装/外壳： | 1152-BBGA |
| 供应商设备封装： | 1152-FBGA（27x27） |
| 配用： | 544-2594-ND - KIT DEVELOPMENT STRATIX IV 544-2592-ND - KIT DEV STRATIX IV 4SGX230N/C2 |
| 其它名称： | EP4SGX230HF35C3ES EP4SGX230HF35C3ES-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–15
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Power Consumption
Altera offers two ways to estimate power consumption for a design the Excel-based
Early Power Estimator and the Quartus II PowerPlay Power Analyzer feature.
1 You typically use the interactive Excel-based Early Power Estimator before designing
the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay
Power Analyzer provides better quality estimates based on the specifics of the design
after you complete place-and-route. The PowerPlay Power Analyzer can apply a
combination of user-entered, simulation-derived, and estimated signal activities that,
when combined with detailed circuit models, yields very accurate power estimates.
f For more information about power estimation tools, refer to the PowerPlay Early Power
Estimator User Guide and the PowerPlay Power Analysis chapter in the Quartus II
Handbook.
Switching Characteristics
This section provides performance characteristics of Stratix IV core and periphery
blocks for commercial, industrial, and military grade devices.
The final numbers are based on actual silicon characterization and testing. The
numbers reflect the actual performance of the device under worst-case silicon process,
voltage, and junction temperature conditions. There are no designations on finalized
tables.
BLVDS (8)
2.375 2.5
2.625 100
—
Notes to Table 1–22:
(1) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
(2) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–16.
(3) Differential clock inputs in column I/O are powered by VCC_CLKIN which requires 2.5 V. Differential inputs that are not on clock pins in column I/O are
powered by VCCPD which requires 2.5 V. All differential inputs in row I/O banks are powered by VCCPD which requires 2.5V.
(4) RL range: 90
RL 110 .
(5) The receiver voltage input range for the data rate when DMAX > 700 Mbps is 1.0 V VIN 1.6 V.
The receiver voltage input range for the data rate when DMAX 700 Mbps is zero V VIN 1.85 V.
(6) The receiver voltage input range for the data rate when DMAX > 700 Mbps is 0.85 V VIN 1.75 V.
The receiver voltage input range for the data rate when DMAX 700 Mbps is 0.45 V VIN 1.95 V.
(7) Column and row I/O banks support LVPECL I/O standards for input operation only on dedicated clock input pins.
(8) For more information about BLVDS interface support in Altera devices, refer to AN522: Implementing Bus LVDS Interfaces in Supported Altera Device
Table 1–22. Differential I/O Standard Specifications (1), (2) (Part 2 of 2)
I/O
Standard
VCCIO (V) (3)
VID (mV)
VICM(DC) (V)
VOD (V) (4)
VOCM (V) (4)
Min
Typ
Max
Min Condition Max
Min
Condition
Max
Min
Typ Max
Min
Typ
Max
相关PDF资料 |
PDF描述 |
|---|---|
| AMM28DRST-S288 | CONN EDGECARD 56POS .156 EXTEND |
| 24AA024H-I/MS | IC EEPROM 2KBIT 400KHZ 8MSOP |
| EP2SGX130GF1508C4 | IC STRATIX II GX 130K 1508-FBGA |
| AMM25DTBN | CONN EDGECARD 50POS R/A .156 SLD |
| EP4SGX360KF40C4N | IC STRATIX IV FPGA 360K 1517FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP4SGX230HF35C3N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV GX 9120 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4SGX230HF35C4 | 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV GX 9120 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4SGX230HF35C4ES | 制造商:Altera Corporation 功能描述:IC STRATIX IV GX FPGA 1152FBGA 制造商:Altera Corporation 功能描述:IC FPGA 564 I/O 1152FBGA |
| EP4SGX230HF35C4N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV GX 9120 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EP4SGX230HF35C4NES | 制造商:Altera Corporation 功能描述:IC STRATIX IV GX FPGA 1152FBGA 制造商:Altera Corporation 功能描述:IC FPGA 564 I/O 1152FBGA |
发布紧急采购，3分钟左右您将得到回复。