参数资料
型号: EP4SGX290NF45I4N
厂商: Altera
文件页数: 73/82页
文件大小: 0K
描述: IC STRATIX IV FPGA 290K 1932FBGA
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 3
系列: Stratix® IV GX
LAB/CLB数: 11648
逻辑元件/单元数: 291200
RAM 位总计: 17661952
输入/输出数: 920
电源电压: 0.87 V ~ 0.93 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 1932-BBGA
供应商设备封装: 1932-FBGA(45x45)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–67
Glossary
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Document Revision History
Table 1–55 lists the revision history for this chapter.
V
VCM(DC)
DC Common mode input voltage.
VICM
Input Common mode voltage—The common mode of the differential signal at the receiver.
VID
Input differential voltage swing—The difference in voltage between the positive and
complementary conductors of a differential transmission at the receiver.
VDIF(AC)
AC differential input voltage—Minimum AC input differential voltage required for switching.
VDIF(DC)
DC differential input voltage— Minimum DC input differential voltage required for switching.
VIH
Voltage input high—The minimum positive voltage applied to the input which is accepted by
the device as a logic high.
VIH(AC)
High-level AC input voltage
VIH(DC)
High-level DC input voltage
VIL
Voltage input low—The maximum positive voltage applied to the input which is accepted by
the device as a logic low.
VIL(AC)
Low-level AC input voltage
VIL(DC)
Low-level DC input voltage
VOCM
Output Common mode voltage—The common mode of the differential signal at the
transmitter.
VOD
Output differential voltage swing—The difference in voltage between the positive and
complementary conductors of a differential transmission at the transmitter.
VSWING
Differential input voltage
VX
Input differential cross point voltage
VOX
Output differential cross point voltage
W
W
High-speed I/O block: Clock Boost Factor
X, Y, Z
——
Table 1–54. Glossary Table (Part 4 of 4)
Letter
Subject
Definitions
Table 1–55. Document Revision History (Part 1 of 3)
Date
Version
Changes
March 2014
5.8
Added note to Table 1–49.
Updated D6 row in Table 1–52.
January 2014
5.7
Updated Table 1–42.
December 2013
5.6
Updated Table 1–23 and Table 1–24.
November 2013
5.5
Updated Table 1–23 and Table 1–24.
November 2013
5.4
Updated Table 1–42, Table 1–23, and Table 1–24.
July 2012
5.3
Added Table 1–5 and Table 1–40.
Updated Table 1–15, Table 1–22, Table 1–23, Table 1–30, Table 1–33, Table 1–35,
Table 1–36, Table 1–39, Table 1–42 and Table 1–51.
Removed “Schmitt Trigger Input” section.
December 2011
5.2
Added Figure 1–7.
Updated Table 1–22 and Table 1–41.
相关PDF资料
PDF描述
ASC50DREI-S734 CONN EDGECARD 100POS .100 EYELET
EP4SGX530HH35I4N IC STRATIX IV FPGA 530K 1152HBGA
RCB92DHAR-S329 EDGECARD PCI 184PS .050 R/A 3.3V
EP4SGX530HH35C3N IC STRATIX IV GX 530K 1152HBGA
EP4SGX360KF43I4 IC STRATIX IV FPGA 360K 1760FBGA
相关代理商/技术参数
参数描述
EP4SGX360 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Stratix IV Device
EP4SGX360FF35C2X 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV GX 14144 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4SGX360FF35C2XN 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV GX 14144 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4SGX360FF35C3 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV GX 14144 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP4SGX360FF35C3N 功能描述:FPGA - 现场可编程门阵列 FPGA - Stratix IV GX 14144 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256