参数资料
型号: EP9312-CB
厂商: CIRRUS LOGIC INC
元件分类: 微控制器/微处理器
英文描述: Universal Platform System-on-chip Processor
中文描述: 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352
封装: 27 X 27 MM, PLASTIC, BGA-352
文件页数: 10/62页
文件大小: 884K
代理商: EP9312-CB
10
Copyright 2005 Cirrus Logic (All Rights Reserved)
DS515PP7
EP9312
Universal Platform SOC Processor
Timers
The Watchdog Timer ensures proper operation by
requiring periodic attention to prevent a reset-on-time-
out.
Two 16-bit timers operate as free-running down counters
or as periodic timers for fixed-interval interrupts and have
a range of 0.03 ms to 4.27 seconds.
One 32-bit timer, plus a 6-bit prescale counter, has a
range of 0.03
μ
s to 73.3 hours.
One 40-bit debug timer, plus a 6-bit prescale counter, has
a range of 1.0
μ
s to 12.7 days.
Interrupt Controller
The interrupt controller allows up to 64 interrupts to
generate an Interrupt Request (IRQ) or Fast Interrupt
Request (FIQ) signal to the processor core. Thirty-two
hardware priority assignments are provided for assisting
IRQ vectoring, and two levels are provided for FIQ
vectoring. This allows time-critical interrupts to be
processed in the shortest time possible. Internal
interrupts may be programmed as active high or active
low level sensitive inputs. External interrupts may be
programmed as active-high level-sensitive, active-low
level-sensitive,
rising-edge-triggered,
triggered, or combined rising/falling-edge-triggered.
falling-edge-
Supports 64 interrupts from a variety of sources (such
as UARTs, GPIO, and key matrix)
Routes interrupt sources to either the ARM920T’s
IRQ or FIQ (Fast IRQ) inputs
Four dedicated off-chip interrupt lines INT[3:0]
operate as level-sensitive interrupts
Any of the 16 GPIO lines maybe configured to
generate interrupts
Software-supported priority mask for all FIQs and
IRQs
Dual LED Drivers
Two pins are assigned specifically to drive external
LEDs.
General Purpose Input/Output (GPIO)
The 16 EGPIO pins may each be configured individually
as an output, an input, or an interrupt input.
There are 23 pins that may alternatively be used as input,
output, but do not support interrupts. These pins are:
Key Matrix ROW[7:0], COL[7:0]
Ethernet MDIO
Both LED Outputs
Two-wire Clock and Data
SLA [1:0]
6 pins may alternatively be used as inputs only:
CTSn, DSRn / DCDn
4 Interrupt Lines
2 pins may alternatively be used as outputs only:
RTSn
ARSTn
Reset and Power Management
The chip may be reset through the PRSTn pin or through
the open drain common reset pin, RSTOn.
Clocks are managed on a peripheral-by-peripheral basis
and may be turned off to conserve power.
The processor clock is dynamically adjustable from 0 to
200 MHz (184 MHz for industrial conditions).
Table M. PLL and Clocking Pin Assignments
Pin Mnemonic
Pin Name - Description
XTALI
Main Oscillator Input
XTALO
Main Oscillator Output
VDD_PLL
Main Oscillator Power
GND_PLL
Main Oscillator Ground
Table N. External Interrupt Controller Pin Assignment
Pin Mnemonic
Pin Name - Description
INT[3:0]
External Interrupt 3-0
Table O. Dual LED Pin Assignments
Pin Mnemonic
Pin Name -
Description
Alternative Usage
GRLED
Green LED
General Purpose I/O
REDLED
Red LED
General Purpose I/O
Table P. General Purpose Input/Output Pin Assignment
Pin Mnemonic
Pin Name - Description
EGPIO[15:0]
Expanded General Purpose Input / Output
Pins with Interrupts
Table Q. Reset and Power Management Pin Assignments
Pin Mnemonic
Pin Name - Description
PRSTn
Power On Reset
RSTOn
User Reset In/Out – Open Drain –
Preserves Real Time Clock value
相关PDF资料
PDF描述
EP9312-CBZ Universal Platform System-on-chip Processor
EP9312-EB Universal Platform System-on-chip Processor
EP9312-EBZ Universal Platform System-on-chip Processor
EP9312-IB Universal Platform System-on-chip Processor
EP9312-IBZ Universal Platform System-on-chip Processor
相关代理商/技术参数
参数描述
EP9312-CB/E1 制造商:Cirrus Logic 功能描述:
EP9312-CB/E2 制造商:Cirrus Logic 功能描述:
EP9312-CBREVD1 制造商:Cirrus Logic 功能描述:
EP9312-CBREVE0 制造商:Cirrus Logic 功能描述:
EP9312-CBREVE1 制造商:Cirrus Logic 功能描述: