- 您现在的位置：买卖IC网 > PDF目录362743 > EP9312 (CIRRUS LOGIC INC) Universal Platform System-on-chip Processor PDF资料下载
参数资料
| 型号： | EP9312 |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | 消费家电 |
| 英文描述： | Universal Platform System-on-chip Processor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA352 |
| 封装： | PLASTIC, BGA-352 |
| 文件页数： | 6/62页 |
| 文件大小： | 884K |
| 代理商： | EP9312 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
6
Copyright 2005 Cirrus Logic (All Rights Reserved)
DS515PP7
EP9312
Universal Platform SOC Processor
Processor Core - ARM920T
The ARM920T is a Harvard architecture processor with
separate 16-kbyte instruction and data caches with an 8-
word line length but a unified memory. The processor
utilizes a five-stage pipeline consisting of fetch, decode,
execute, memory, and write stages. Key features include:
ARM (32-bit) and Thumb (16-bit compressed)
Instruction Sets
32-bit Advanced Microcontroller Bus Architecture
(AMBA)
16-kbyte Instruction Cache with lockdown
16-kbyte Data Cache (programmable write-through or
write-back) with Lockdown
MMU for Linux
, Microsoft
Windows
CE, and other
operating systems
Translation Look Aside Buffers with 64 Data and 64
Instruction Entries
Programmable Page Sizes of 1 Mbyte, 64 kbyte,
4 kbyte, and 1 kbyte
Independent lockdown of TLB Entries
MaverickCrunch
Math Engine
The
coprocessor designed primarily to accelerate the math
processing required to rapidly encode digital audio
formats. It accelerates single- and double-precision
integer and floating point operations plus an integer
multiply-accumulate
(MAC)
considerably faster than the ARM920T's native MAC
instruction. The ARM920T coprocessor interface is
utilized thereby sharing its memory interface and
instruction stream. Hardware forwarding and interlock
allows the ARM to handle looping and addressing while
MaverickCrunch handles computation. Features include:
MaverickCrunch
Engine
is
a
mixed-mode
instruction
that
is
IEEE-754 single and double-precision floating point
32 / 64-bit integer
Add / multiply / compare
Integer MAC 32-bit input with 72-bit accumulate
Integer Shifts
Floating point to/from integer conversion
Sixteen 64-bit register files
Four 72-bit accumulators
MaverickKey
Unique ID
MaverickKey unique hardware programmed IDs are a
solution to the growing concern over secure web content
and commerce. With Internet security playing an
important role in the delivery of digital media such as
books or music, traditional software methods are quickly
becoming unreliable. The MaverickKey unique IDs
provide OEMs with a method of utilizing specific
hardware IDs such as those assigned for SDMI (Secure
Digital Music Initiative) or any other authentication
mechanism.
Both a specific 32-bit ID as well as a 128-bit random ID
are programmed into the EP9312 through the use of
laser probing technology. These IDs can then be used to
match secure copyrighted content with the ID of the
target device the EP9312 is powering, and then deliver
the copyrighted information over a secure connection. In
addition, secure transactions can benefit by also
matching device IDs to server IDs. MaverickKey IDs
provide a level of hardware security required for today’s
Internet appliances.
General Purpose Memory Interface (SDRAM,
SRAM, ROM, FLASH)
The EP9312 features a unified memory address model
where all memory devices are accessed over a common
address/data bus. A separate internal port is dedicated to
the read-only Raster/LCD refresh engine, while the rest
of the memory accesses are performed via the Processor
bus. The SRAM memory controller supports 8, 16 and
32-bit devices and accommodates an internal boot ROM
concurrently with 32-bit SDRAM memory.
1 to 4 banks of 32-bit, 66- or 100-MHz SDRAM
One internal port dedicated to the Raster/LCD
Refresh Engine (Read Only)
Address and data bus shared between SDRAM,
SRAM, ROM, and FLASH memory
NOR FLASH memory supported
Table B. General Purpose Memory Interface Pin Assignments
Pin Mnemonic
Pin Description
SDCLK
SDRAM Clock
SDCLKEN
SDRAM Clock Enable
SDCSn[3:0]
SDRAM Chip Selects 3-0
RASn
SDRAM RAS
CASn
SDRAM CAS
SDWEn
SDRAM Write Enable
CSn[7:6] and CSn[3:0]
Chip Selects 7, 6, 3, 2, 1, 0
AD[25:0]
Address Bus 25-0
DA[31:0]
Data Bus 31-0
DQMn[3:0]
SDRAM Output Enables / Data Masks
WRn
SRAM Write Strobe
RDn
SRAM Read / OE Strobe
WAITn
SRAM Wait Input
相关PDF资料 |
PDF描述 |
|---|---|
| EP9312-CB | Universal Platform System-on-chip Processor |
| EP9312-CBZ | Universal Platform System-on-chip Processor |
| EP9312-EB | Universal Platform System-on-chip Processor |
| EP9312-EBZ | Universal Platform System-on-chip Processor |
| EP9312-IB | Universal Platform System-on-chip Processor |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EP9312-CB | 功能描述:微处理器 - MPU IC Universal Platfrm ARM9 SOC Prcessor RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| EP9312-CB/E1 | 制造商:Cirrus Logic 功能描述: |
| EP9312-CB/E2 | 制造商:Cirrus Logic 功能描述: |
| EP9312-CBREVD1 | 制造商:Cirrus Logic 功能描述: |
| EP9312-CBREVE0 | 制造商:Cirrus Logic 功能描述: |
发布紧急采购，3分钟左右您将得到回复。