Altera Corporation
August 2005
2–17
Configuration Handbook, Volume 2
Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet
1
The decompression feature supported in the enhanced
configuration devices is different from the decompression
feature supported by the Stratix II FPGAs and the Cyclone
series. When configuring Stratix II FPGAs or the Cyclone series
using enhanced configuration devices, Altera recommends
enabling decompression in Stratix II FPGAS or the Cyclone
series only for faster configuration.
The compression algorithm used in Altera devices is optimized for FPGA
configuration bitstreams. Since FPGAs have several layers of routing
structures (for high performance and easy routability), large amounts of
resources go unused. These unused routing and logic resources as well as
un-initialized memory structures result in a large number of
configuration RAM bits in the disabled state. Altera's proprietary
compression algorithm takes advantage of such bitstream qualities.
The general guideline for effectiveness of compression is the higher the
device logic/routing utilization, the lower the compression ratio (where
compression ratio is defined as original bitstream size divided by the
compressed bit-stream size).
For Stratix designs, based on a suite of designs with varying amounts of
logic utilization, the minimum compression ratio was observed to be 1.9
or a ~47
%
size reduction for these designs.
Table 2–5
shows sample
compression ratios from a suite of Stratix designs. These numbers serve
as a guideline (not a specification) to help you allocate sufficient
configuration memory to store compressed bitstreams.
Table 2–5. Stratix Compression Ratios
Note (1)
Minimum
Average
Logic Utilization
98
%
64
%
Compression Ratio
1.9
2.3
%
Size Reduction
47
%
57
%
Note to
Table 2–5
:
(1)
These numbers are preliminary. They are intended to serve as a guideline, not a
specification.