- 您现在的位置：买卖IC网 > PDF目录362744 > EPCS4SI8N (Altera Corporation) Serial Configuration Devices PDF资料下载
参数资料
| 型号： | EPCS4SI8N |
| 厂商： | Altera Corporation |
| 英文描述： | Serial Configuration Devices |
| 中文描述： | 串行配置器件 |
| 文件页数： | 7/32页 |
| 文件大小： | 236K |
| 代理商： | EPCS4SI8N |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Altera Corporation
July 2004
Core Version a.b.c variable
4–7
Configuration Handbook, Volume 2
Serial Configuration Devices (EPCS1, EPCS4, EPCS16 & EPCS64) Data Sheet
Figure 4–3. FPGA Configuration in AS Mode (Serial Configuration Device Programmed by APU or Third-Party
Programmer)
Notes to
Figures 4–2
and
4–3
:
(1)
V
CC
= 3.3-V.
(2)
Serial configuration devices cannot be cascaded.
(3)
Connect the FPGA
MSEL[]
input pins to select the AS configuration mode. For details, refer to the appropriate
FPGA family chapter in the Configuration Handbook.
The FPGA acts as the configuration master in the configuration flow and
provides the clock to the serial configuration device. The FPGA enables
the serial configuration device by pulling the
nCS
signal low via the
nCSO
signal (See
Figures 4–2
and
4–3
). Subsequently, the FPGA sends the
instructions and addresses to the serial configuration device via the
ASDO
signal. The serial configuration device responds to the instructions by
sending the configuration data to the FPGA’s
DATA0
pin on the falling
edge of
DCLK
. The data is latched into the FPGA on the
DCLK
signal’s
rising edge.
The FPGA controls the
nSTATUS
and
CONF_DONE
pins during
configuration in AS mode. If the
CONF_DONE
signal does not go high at
the end of configuration or if the signal goes high too early, the FPGA will
pulse its
nSTATUS
pin low to start reconfiguration. Upon successful
configuration, the FPGA releases the
CONF_DONE
pin, allowing the
external 10-k
resistor to pull this signal high. Initialization begins after
the
CONF_DONE
goes high. After initialization, the FPGA enters user
mode.
f
For more information on configuring Stratix II FPGAs in AS mode or
other configuration modes, see
Configuring Stratix II Devices
in the
Configuration Handbook.
DATA
DCLK
nCS
ASDI
DATA0
DCLK
nCSO
nCE
nCONFIG
nSTATUS
MSEL[n]
nCEO
CONF_DONE
ASDO
V
CC
(1)
V
CC
(1)
V
CC
(1)
10 k
10 k
10 k
(3)
n
Stratix II or
Cyclone Series FPGA
Serial
Confi
g
uration
Device
(2)
N.C.
相关PDF资料 |
PDF描述 |
|---|---|
| EPCS64 | Serial Configuration Devices |
| EPCS64SI16N | Serial Configuration Devices |
| EPD1600 | 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES |
| EPD8000 | 8 BIT UC BASED DATA PROCESSOR IC FOR USE ON PAIM TOP DEVICES |
| EPF10K100B | Embedded Programmable Logic Family(FLEX10KE嵌入式可编程逻辑系列) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPCS4SI8N | 制造商:Altera Corporation 功能描述:SEMICONDUCTOR ((NW)) |
| EPCS64 | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Serial Configuration Devices |
| EPCS64SI16N | 功能描述:FPGA-配置存储器 IC - Ser. Config Mem Flash 64Mb 40 MHz RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20 |
| EPCSC2.5T | 功能描述:接线端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 产品:Tools & Accessories 类型:End Bracket |
| EPCSC2.5T1-2 | 功能描述:接线端子工具和配件 End Plate RoHS:否 制造商:Phoenix Contact 产品:Tools & Accessories 类型:End Bracket |
发布紧急采购，3分钟左右您将得到回复。