参数资料
型号: EPF10K100BFI256-1DX
英文描述: ASIC
中文描述: 专用集成电路
文件页数: 13/120页
文件大小: 1901K
代理商: EPF10K100BFI256-1DX
Altera Corporation
11
FLEX 10KE Embedded Programmable Logic Family Data Sheet
The EAB can also be used for bidirectional, dual-port memory
applications where two ports read or write simultaneously. To implement
this type of dual-port memory, two EABs are used to support two
simultaneous read or writes.
Alternatively, one clock and clock enable can be used to control the input
registers of the EAB, while a different clock and clock enable control the
output registers (see Figure 2).
Figure 2. FLEX 10KE Device in Dual-Port RAM Mode
Notes:
(1)
All registers can be asynchronously cleared by EAB local interconnect signals, global signals, or the chip-wide reset.
(2)
The EPF10K100B device does not offer dual-port RAM mode.
(3)
EPF10K30E and EPF10K50E devices have 88 EAB local interconnect channels; EPF10K100E, EPF10K130E, and
EPF10K200E devices have 104 EAB local interconnect channels.
Column Interconnect
EAB Local
Interconnect (3)
Dedicated Clocks
24
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
data[ ]
rdaddress[ ]
wraddress[ ]
RAM/ROM
256
× 16
512
× 8
1,024
× 4
2,048
× 2
Data In
Read Address
Write Address
Read Enable
Write Enable
Data Out
4, 8, 16, 32
outclocken
inclocken
inclock
outclock
D
ENA
Q
Write
Pulse
Generator
rden
wren
Multiplexers allow read
address and read
enable registers to be
clocked by inclock or
outclock signals.
Row Interconnect
4, 8
Dedicated Inputs &
Global Signals
相关PDF资料
PDF描述
EPF10K100BFI256-2DX ASIC
EPF10K100BFI256-3DX ASIC
EPF10K100BQC208-1DX ASIC
EPF10K100EBC356-1 Field Programmable Gate Array (FPGA)
EPF10K100EBC356-1DX ASIC
相关代理商/技术参数
参数描述
EPF10K100BFI256-2DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EPF10K100BFI256-3DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EPF10K100BQC208-1 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPF10K100BQC208-1DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EPF10K100BQC208-2 制造商:Rochester Electronics LLC 功能描述:- Bulk