参数资料
型号: EPF10K30ETC144-2X
厂商: Altera
文件页数: 14/100页
文件大小: 0K
描述: IC FLEX 10KE FPGA 30K 144-TQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 180
系列: FLEX-10KE®
LAB/CLB数: 216
逻辑元件/单元数: 1728
RAM 位总计: 24576
输入/输出数: 102
门数: 119000
电源电压: 2.375 V ~ 2.625 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 144-LQFP
供应商设备封装: 144-TQFP(20x20)
20
Altera Corporation
FLEX 10KE Embedded Programmable Logic Devices Data Sheet
Cascade Chain
With the cascade chain, the FLEX 10KE architecture can implement
functions that have a very wide fan-in. Adjacent LUTs can be used to
compute portions of the function in parallel; the cascade chain serially
connects the intermediate values. The cascade chain can use a logical AND
or logical OR (via De Morgan’s inversion) to connect the outputs of
adjacent LEs. An a delay as low as 0.6 ns per LE, each additional LE
provides four more inputs to the effective width of a function. Cascade
chain logic can be created automatically by the Altera Compiler during
design processing, or manually by the designer during design entry.
Cascade chains longer than eight bits are implemented automatically by
linking several LABs together. For easier routing, a long cascade chain
skips every other LAB in a row. A cascade chain longer than one LAB
skips either from even-numbered LAB to even-numbered LAB, or from
odd-numbered LAB to odd-numbered LAB (e.g., the last LE of the first
LAB in a row cascades to the first LE of the third LAB). The cascade chain
does not cross the center of the row (e.g., in the EPF10K50E device, the
cascade chain stops at the eighteenth LAB and a new one begins at the
nineteenth LAB). This break is due to the EAB’s placement in the middle
of the row.
Figure 10 shows how the cascade function can connect adjacent LEs to
form functions with a wide fan-in. These examples show functions of
4n variables implemented with n LEs. The LE delay is 0.9 ns; the cascade
chain delay is 0.6 ns. With the cascade chain, 2.7 ns are needed to decode
a 16-bit address.
Figure 10. FLEX 10KE Cascade Chain Operation
LE1
LUT
LE2
LUT
d[3..0]
d[7..4]
d[(4n – 1)..(4n – 4)]
d[3..0]
d[7..4]
LEn
LE1
LE2
LEn
LUT
AND Cascade Chain
OR Cascade Chain
d[(4n – 1)..(4n – 4)]
相关PDF资料
PDF描述
A54SX08-PQ208 IC FPGA SX 12K GATES 208-PQFP
A42MX16-TQ176 IC FPGA MX SGL CHIP 24K 176-TQFP
A54SX32A-TQ100I IC FPGA SX 48K GATES 100-TQFP
A54SX32A-1TQ100 IC FPGA SX 48K GATES 100-TQFP
A54SX32A-1TQG100 IC FPGA SX 48K GATES 100-TQFP
相关代理商/技术参数
参数描述
EPF10K30ETC144-3 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 10K 216 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF10K30ETC144-3DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EPF10K30ETI144-1DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC
EPF10K30ETI144-2 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 10K 216 LABs 102 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF10K30ETI144-2DX 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC