参数资料
型号: EPF6024ATC144-3
厂商: Altera
文件页数: 8/52页
文件大小: 0K
描述: IC FLEX 6000 FPGA 24K 144-TQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 180
系列: FLEX 6000
LAB/CLB数: 196
逻辑元件/单元数: 1960
输入/输出数: 117
门数: 24000
电源电压: 3 V ~ 3.6 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 144-LQFP
供应商设备封装: 144-TQFP(20x20)
其它名称: 544-1288
16
Altera Corporation
FLEX 6000 Programmable Logic Device Family Data Sheet
Either the counter enable or the up/down control may be used for a given
counter. Moreover, the synchronous load can be used as a count enable by
routing the register output into the data input automatically when
requested by the designer.
The second LE of each LAB has a special function for counter mode; the
carry-in of the LE can be driven by a fast feedback path from the register.
This function gives a faster counter speed for counter carry chains starting
in the second LE of an LAB.
The Altera software implements functions to use the counter mode
automatically where appropriate. The designer does not have to decide
how the carry chain will be used.
Internal Tri-State Emulation
Internal tri-state emulation provides internal tri-states without the
limitations of a physical tri-state bus. In a physical tri-state bus, the
tri-state buffers’ output enable (OE) signals select which signal drives the
bus. However, if multiple OE signals are active, contending signals can be
driven onto the bus. Conversely, if no OE signals are active, the bus will
float. Internal tri-state emulation resolves contending tri-state buffers to a
low value and floating buses to a high value, thereby eliminating these
problems. The Altera software automatically implements tri-state bus
functionality with a multiplexer.
Clear & Preset Logic Control
Logic for the programmable register’s clear and preset functions is
controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE
register has an asynchronous clear that can implement an asynchronous
preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear
or preset. Because the clear and preset functions are active-low, the Altera
software automatically assigns a logic high to an unused clear or preset
signal. The clear and preset logic is implemented in either the
asynchronous clear or asynchronous preset mode, which is chosen during
design entry (see Figure 8).
相关PDF资料
PDF描述
AT28HC256E-12TU IC EEPROM 256KBIT 120NS 28TSOP
AGL400V5-CS196 IC FPGA 1KB FLASH 400K 196-CSP
AT27C4096-55JU IC OTP 4MBIT 55NS 44PLCC
AT28HC256E-12JU IC EEPROM 256KBIT 120NS 32PLCC
A3P060-FGG144T IC FPGA 1KB FLASH 60K 144-FBGA
相关代理商/技术参数
参数描述
EPF6024ATC144-3N 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 196 LABs 117 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF8001GM 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:10/100 LAN Interface Module with Common Mode Termination
EPF8007M 制造商:PCA 功能描述:
EPF8008 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:High Speed LAN Interface Module
EPF8008A 制造商:PCA 制造商全称:PCA ELECTRONICS INC. 功能描述:High Speed LAN Interface Module