参数资料
型号: EPF8282ATC100-4
厂商: Altera
文件页数: 4/62页
文件大小: 0K
描述: IC FLEX 8000A FPGA 2.5K 100-TQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 270
系列: FLEX 8000
LAB/CLB数: 26
逻辑元件/单元数: 208
输入/输出数: 78
门数: 2500
电源电压: 4.75 V ~ 5.25 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 100-TQFP
供应商设备封装: 100-TQFP(14x14)
产品目录页面: 602 (CN2011-ZH PDF)
其它名称: 544-2254
12
Altera Corporation
FLEX 8000 Programmable Logic Device Family Data Sheet
Normal Mode
The normal mode is suitable for general logic applications and wide
decoding functions that can take advantage of a cascade chain. In normal
mode, four data inputs from the LAB local interconnect and the carry-in
signal are the inputs to a 4-input LUT. Using a configurable SRAM bit, the
MAX+PLUS II Compiler automatically selects the carry-in or the DATA3
signal as an input. The LUT output can be combined with the cascade-in
signal to form a cascade chain through the cascade-out signal. The LE-Out
signal—the data output of the LE—is either the combinatorial output of
the LUT and cascade chain, or the data output (Q)of the programmable
register.
Arithmetic Mode
The arithmetic mode offers two 3-input LUTs that are ideal for
implementing adders, accumulators, and comparators. One LUT
provides a 3-bit function; the other generates a carry bit. As shown in
Figure 6, the first LUT uses the carry-in signal and two data inputs from
the LAB local interconnect to generate a combinatorial or registered
output. For example, in an adder, this output is the sum of three bits: a, b,
and the carry-in. The second LUT uses the same three signals to generate
a carry-out signal, thereby creating a carry chain. The arithmetic mode
also supports a cascade chain.
Up/Down Counter Mode
The up/down counter mode offers counter enable, synchronous
up/down control, and data loading options. These control signals are
generated by the data inputs from the LAB local interconnect, the carry-in
signal, and output feedback from the programmable register. Two 3-input
LUTs are used: one generates the counter data, and the other generates the
fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data
can also be loaded asynchronously with the clear and preset register
control signals, without using the LUT resources.
Clearable Counter Mode
The clearable counter mode is similar to the up/down counter mode, but
supports a synchronous clear instead of the up/down control; the clear
function is substituted for the cascade-in signal in the up/down counter
mode. Two 3-input LUTs are used: one generates the counter data, and
the other generates the fast carry bit. Synchronous loading is provided by
a 2-to-1 multiplexer, and the output of this multiplexer is ANDed with a
synchronous clear.
相关PDF资料
PDF描述
AGLN125V2-VQG100 IC FPGA 125K 1.2-1.5V 100VTQFP
EP4CE6E22I7N IC CYCLONE IV E FPGA 6K 144EQFP
EP4CE6E22I8LN IC CYCLONE IV E FPGA 6K 144EQFP
ADT7467ARQ-REEL7 IC REMOTE THERMAL CTRLR 16-QSOP
ADT7467ARQ-REEL IC REMOTE THERMAL CTRLR 16-QSOP
相关代理商/技术参数
参数描述
EPF8282ATC100-4N 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 8000 26 LABs 78 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF8282ATI100-3 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 8000 26 LABs 78 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF8282ATI100-3N 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 8000 26 LABs 78 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EPF8282ATI100-3NGZ 制造商:Altera Corporation 功能描述:
EPF8282AV 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Programmable Logic Device Family