- 您现在的位置：买卖IC网 > PDF目录19853 > EPM3064ALC44-4N (Altera)IC MAX 3000A CPLD 64 44-PLCC PDF资料下载
参数资料
| 型号： | EPM3064ALC44-4N |
| 厂商： | Altera |
| 文件页数： | 14/46页 |
| 文件大小： | 0K |
| 描述： | IC MAX 3000A CPLD 64 44-PLCC |
| 标准包装： | 390 |
| 系列： | MAX® 3000A |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 4.5ns |
| 电压电源 - 内部： | 3 V ~ 3.6 V |
| 逻辑元件/逻辑块数目： | 4 |
| 宏单元数： | 64 |
| 门数： | 1250 |
| 输入/输出数： | 34 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.58x16.58） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
Altera Corporation
21
MAX 3000A Programmable Logic Device Family Data Sheet
Open–Drain Output Option
MAX 3000A devices provide an optional open–drain (equivalent to
open-collector) output for each I/O pin. This open–drain output enables
the device to provide system–level control signals (e.g., interrupt and
write enable signals) that can be asserted by any of several devices. It can
also provide an additional wired–OR plane.
Open-drain output pins on MAX 3000A devices (with a pull-up resistor to
the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high VIH.
When the open-drain pin is active, it will drive low. When the pin is
inactive, the resistor will pull up the trace to 5.0 V, thereby meeting CMOS
requirements. The open-drain pin will only drive low or tri-state; it will
never drive high. The rise time is dependent on the value of the pull-up
resistor and load impedance. The IOL current specification should be
considered when selecting a pull-up resistor
Slew–Rate Control
The output buffer for each MAX 3000A I/O pin has an adjustable output
slew rate that can be configured for low–noise or high–speed
performance. A faster slew rate provides high–speed transitions for
high-performance systems. However, these fast transitions may introduce
noise transients into the system. A slow slew rate reduces system noise,
but adds a nominal delay of 4 to 5 ns. When the configuration cell is
turned off, the slew rate is set for low–noise performance. Each I/O pin
has an individual EEPROM bit that controls the slew rate, allowing
designers to specify the slew rate on a pin–by–pin basis. The slew rate
control affects both the rising and falling edges of the output signal.
Design Security
All MAX 3000A devices contain a programmable security bit that controls
access to the data programmed into the device. When this bit is
programmed, a design implemented in the device cannot be copied or
retrieved. This feature provides a high level of design security because
programmed data within EEPROM cells is invisible. The security bit that
controls this function, as well as all other programmed data, is reset only
when the device is reprogrammed.
Generic Testing
MAX 3000A devices are fully tested. Complete testing of each
programmable EEPROM bit and all internal logic elements ensures 100%
programming yield. AC test measurements are taken under conditions
equivalent to those shown in Figure 8. Test patterns can be used and then
erased during early stages of the production flow.
相关PDF资料 |
PDF描述 |
|---|---|
| GEC17DRAI | CONN EDGECARD 34POS R/A .100 SLD |
| ABC28DRAS | CONN EDGECARD 56POS .100 R/A DIP |
| MAX15028ATB/V+T | IC REG LDO ADJ 1A 10-TDFN |
| LTC1647-2CS8#TRPBF | IC CONTROLLR HOTSWAP DUAL 8-SOIC |
| EPM3064ALC44-4 | IC MAX 3000A CPLD 64 44-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPM3064ALC44-7 | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 64 Macro 34 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| EPM3064ALC44-7N | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 64 Macro 34 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| EPM3064ALI44-10 | 功能描述:IC MAX 3000A CPLD 64 44-PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:MAX® 3000A 标准包装:24 系列:CoolRunner II 可编程类型:系统内可编程 最大延迟时间 tpd(1):7.1ns 电压电源 - 内部:1.7 V ~ 1.9 V 逻辑元件/逻辑块数目:24 宏单元数:384 门数:9000 输入/输出数:173 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:208-BFQFP 供应商设备封装:208-PQFP（28x28） 包装:托盘 |
| EPM3064ALI44-10N | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 64 Macro 34 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| EPM3064ATC10010 | 制造商:Altera Corporation 功能描述:CPLD MAX 3000A Family 1.25K Gates 64 Macro Cells 100MHz 3.3V 100-Pin TQFP 制造商:Altera Corporation 功能描述:CPLD MAX 3000A Family 1.25K Gates 64 Macro Cells 100MHz CMOS Technology 3.3V 100-Pin TQFP 制造商:Altera Corporation 功能描述:MAX ISP PLD 3064 TQFP100 3.3V 制造商:Altera 功能描述:CPLD MAX 3000A Family 1.25K Gates 64 Macro Cells 100MHz 3.3V 100-Pin TQFP 制造商:Altera 功能描述:CPLD MAX 3000A Family 1.25K Gates 64 Macro Cells 100MHz CMOS Technology 3.3V 100-Pin TQFP |
发布紧急采购，3分钟左右您将得到回复。