参数资料
型号: EPM3128ATC100-7
文件页数: 4/53页
文件大小: 839K
代理商: EPM3128ATC100-7
12
Altera Corporation
MAX 3000A Programmable Logic Device Family Data Sheet
In-System
Programma-
bility (ISP)
MAX 3000A devices can be programmed in-system via an industry-
standard 4-pin IEEE Std. 1149.1-1990 (JTAG) interface. In-system
programmability (ISP) offers quick, efficient iterations during design
development and debugging cycles. The MAX 3000A architecture
internally generates the high programming voltages required to program
its EEPROM cells, allowing in-system programming with only a single
3.3-V power supply. During in-system programming, the I/O pins are tri-
stated and weakly pulled-up to eliminate board conflicts. The pull-up
value is nominally 50 k
.
MAX 3000A devices have an enhanced ISP algorithm for faster
programming. These devices also offer an ISP_Done bit that ensures safe
operation when in-system programming is interrupted. This ISP_Done
bit, which is the last bit programmed, prevents all I/O pins from driving
until the bit is programmed.
ISP simplifies the manufacturing flow by allowing devices to be mounted
on a printed circuit board (PCB) with standard pick-and-place equipment
before they are programmed. MAX 3000A devices can be programmed by
downloading the information via in-circuit testers, embedded processors,
the MasterBlaster communications cable, the ByteBlasterMV parallel port
download cable, and the BitBlaster serial download cable. Programming
the devices after they are placed on the board eliminates lead damage on
high-pin-count packages (e.g., QFP packages) due to device handling.
MAX 3000A devices can be reprogrammed after a system has already
shipped to the field. For example, product upgrades can be performed in
the field via software or modem.
The Jam STAPL can be used to program MAX 3000A devices with in-
circuit testers, PCs, or embedded processors.
f For more information on using the Jam STAPL language, see Application
Note 88 (Using the Jam Language for ISP & ICR via an Embedded Processor)
and Application Note 122 (Using Jam STAPL for ISP & ICR via an Embedded
Processor).
Programming
with External
Hardware
MAX 3000A devices can be programmed on Windows-based PCs with an
Altera Logic Programmer card, MPU, and the appropriate device adapter.
The MPU performs continuity checking to ensure adequate electrical
contact between the adapter and the device.
f For more information, see the Altera Programming Hardware Data Sheet.
相关PDF资料
PDF描述
EPM3128ATC144-10
EPM3128ATC144-5 Electrically-Erasable Complex PLD
EPM3128ATC144-7
EPM7032AELC44-10
EPM7032AELC44-4
相关代理商/技术参数
参数描述
EPM3128ATC100-7N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 128 Macro 80 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3128ATC144-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 128 Macro 96 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3128ATC144-10N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 128 Macro 96 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM3128ATC1445 制造商:ALTERA 功能描述:*
EPM3128ATC144-5 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 3000A 128 Macro 96 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100