收藏本站
参数资料
型号： EPM7192E
厂商： Altera Corporation
英文描述： Programmable Logic Device Family
中文描述： 可编程逻辑器件系列
文件页数： 17/62页
文件大小： 1173K
代理商： EPM7192E
Altera Corporation
17
MAX 7000 Programmable Logic Device Family Data Sheet
f
For more information on using the Jam language, see
.
The ISP circuitry in MAX 7000S devices is compatible with IEEE Std. 1532
specification. The IEEE Std. 1532 is a standard developed to allow
concurrent ISP between multiple PLD vendors.
Programmable
Speed/Power
Control
MAX 7000 devices offer a power-saving mode that supports low-power
operation across user-defined signal paths or the entire device. This
feature allows total power dissipation to be reduced by 50
%
or more,
because most logic applications require only a small fraction of all gates to
operate at maximum frequency.
The designer can program each individual macrocell in a MAX 7000
device for either high-speed (i.e., with the Turbo Bit
TM
option turned on)
or low-power (i.e., with the Turbo Bit option turned off) operation. As a
result, speed-critical paths in the design can run at high speed, while the
remaining paths can operate at reduced power. Macrocells that run at low
power incur a nominal timing delay adder (
t
LPA
) for the
t
LAD
,
t
LAC
,
t
IC
,
t
EN
, and
t
SEXP
,
t
ACL
, and
t
CPPW
parameters.
Output
Configuration
MAX 7000 device outputs can be programmed to meet a variety of
system-level requirements.
MultiVolt I/O Interface
MAX 7000 devices—except 44-pin devices—support the MultiVolt I/ O
interface feature, which allows MAX 7000 devices to interface with
systems that have differing supply voltages. The 5.0-V devices in all
packages can be set for 3.3-V or 5.0-V I/ O pin operation. These devices
have one set of
VCC
pins for internal operation and input buffers
(
VCCINT
), and another set for I/ O output drivers (
VCCIO
).
The
VCCINT
pins must always be connected to a 5.0-V power supply.
With a 5.0-V V
CCINT
level, input voltage thresholds are at TTL levels, and
are therefore compatible with both 3.3-V and 5.0-V inputs.
The
VCCIO
pins can be connected to either a 3.3-V or a 5.0-V power
supply, depending on the output requirements. When the
VCCIO
pins are
connected to a 5.0-V supply, the output levels are compatible with 5.0-V
systems. When V
CCIO
is connected to a 3.3-V supply, the output high is
3.3V and is therefore compatible with 3.3-V or 5.0-V systems. Devices
operating with V
CCIO
levels lower than 4.75 V incur a nominally greater
timing delay of
t
OD2
instead of
t
OD1
.
相关PDF资料
PDF描述
EPM7192S Programmable Logic Device Family
EPM7256E Programmable Logic Device Family
EPM7256S Programmable Logic Device Family
EPM7096LC68-12 Programmable Logic Device Family
EPM7512AE Programmable Logic Device Family(MAX7000A可编程逻辑系列器件)
相关代理商/技术参数
参数描述
EPM7192EGC160-10 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD
EPM7192EGC160-12 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 192 Macro 124 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7192EGC160-15 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 192 Macro 124 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7192EGC160-20 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 192 Macro 124 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7192EGC160-7 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable Complex PLD
发布紧急采购，3分钟左右您将得到回复。