参数资料
型号: EPM7512AEBC256-6
厂商: ALTERA CORP
元件分类: PLD
英文描述: EE PLD, 6 ns, PBGA256
封装: BGA-256
文件页数: 31/51页
文件大小: 1559K
代理商: EPM7512AEBC256-6
Altera Corporation
631
MAX 7000A Programmable Logic Device Family Data Sheet
Preliminary Information
Notes to tables:
(1)
These values are specified in Table 10 on page 616.
(2)
These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these
devices, add an additional 0.1 ns to the PIA timing value.
(3)
Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
(4)
The fMAX values represent the highest frequency for pipelined data.
(5)
Operating conditions: VCCIO = 2.5 ± 0.2 V for commercial and industrial use.
(6)
The tLPA parameter must be added to the tLAD, tLAC, tIC, tACL, tEN, and tSEXP parameters for macrocells running in
low-power mode.
(7)
MAX 7000AE timing values are preliminary.
Power
Consumption
Supply power (P) versus frequency (fMAX, in MHz) for MAX 7000A
devices is calculated with the following equation:
P = PINT + PIO = ICCINT × VCC + PIO
The PIO value, which depends on the device output load characteristics
and switching frequency, can be calculated using the guidelines given in
The ICCINT value depends on the switching frequency and the application
logic. The ICCINT value is calculated with the following equation:
ICCINT =
(A
× MC
TON) + [B × (MCDEV – MCTON)] + (C × MCUSED × fMAX × togLC)
The parameters in this equation are:
MCTON
= Number of macrocells with the Turbo BitTM option turned
on, as reported in the MAX+PLUS II Report File (.rpt)
MCDEV
= Number of macrocells in the device
MCUSED = Total number of macrocells in the design, as reported in
the Report File
fMAX
= Highest clock frequency to the device
togLC
= Average percentage of logic cells toggling at each clock
(typically 12.5%)
A, B, C
= Constants, shown in Table 21
相关PDF资料
PDF描述
EPM7032AELC44-5 EE PLD, 5 ns, PQCC44
EPM7032AELI44-5 EE PLD, 5 ns, PQCC44
EPM7064AELC44-5 EE PLD, 5 ns, PQCC44
EPM7064AELI44-5 EE PLD, 5 ns, PQCC44
EPM7128AELC84-6 EE PLD, 6 ns, PQCC84
相关代理商/技术参数
参数描述
EPM7512AEBC256-7 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 512 Macro 212 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7512AEBI256-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 512 Macro 212 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7512AEBI256-7 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 512 Macro 212 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM7512AEFC25610 制造商:Altera Corporation 功能描述:
EPM7512AEFC256-10 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 7000 512 Macro 212 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100