- 您现在的位置：买卖IC网 > PDF目录362753 > EPM9320A (Altera Corporation) Programmable Logic Device Family(MAX9000可编程逻辑系列器件) PDF资料下载
参数资料
| 型号： | EPM9320A |
| 厂商： | Altera Corporation |
| 英文描述： | Programmable Logic Device Family(MAX9000可编程逻辑系列器件) |
| 中文描述： | 可编程逻辑器件系列（MAX9000可编程逻辑系列器件） |
| 文件页数： | 9/41页 |
| 文件大小： | 604K |
| 代理商： | EPM9320A |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
Altera Corporation
9
MAX 9000 Programmable Logic Device Family Data Sheet
For registered functions, each macrocell register can be individually
programmed for D, T, JK, or SR operation with programmable clock
control. The flipflop can also be bypassed for combinatorial operation.
During design entry, the user specifies the desired register type; the
MAX+PLUS II software then selects the most efficient register operation
for each registered function to optimize resource utilization.
Each programmable register can be clocked in three different modes:
I
By either global clock signal. This mode achieves the fastest clock-to-
output performance.
I
By a global clock signal and enabled by an active-high clock enable.
This mode provides an enable on each flipflop while still achieving
the fast clock-to-output performance of the global clock.
I
By an array clock implemented with a product term. In this mode, the
flipflop can be clocked by signals from buried macrocells or I/O pins.
Two global clock signals are available. As shown in
Figure 2
, these global
clock signals can be the true or the complement of either of the global
clock pins (
DIN1
and
DIN2
).
Each register also supports asynchronous preset and clear functions. As
shown in
Figure 3
, the product-term select matrix allocates product terms
to control these operations. Although the product-term-driven preset and
clear inputs to registers are active high, active-low control can be obtained
by inverting the signal within the logic array. In addition, each register
clear function can be individually driven by the dedicated global clear pin
(
DIN3
). The global clear can be programmed for active-high or active-low
operation.
All MAX 9000 macrocells offer a dual-output structure that provides
independent register and combinatorial logic output within the same
macrocell. This function is implemented by a process called register
packing. When register packing is used, the product-term select matrix
allocates one product term to the D input of the register, while the
remaining product terms can be used to implement unrelated
combinatorial logic. Both the registered and the combinatorial output of
the macrocell can feed either the FastTrack Interconnect or the LAB local
array.
相关PDF资料 |
PDF描述 |
|---|---|
| EPM9480 | Programmable Logic Device Family(MAX9000可编程逻辑系列器件) |
| EPM9320 | Programmable Logic Device Family(MAX9000可编程逻辑系列器件) |
| EPM9400 | Programmable Logic Device Family(MAX9000可编程逻辑系列器件) |
| EPM9560 | Programmable Logic Device Family(MAX9000可编程逻辑系列器件) |
| EPM9560A | Programmable Logic Device Family(MAX9000可编程逻辑系列器件) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPM9320ABC356-10 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| EPM9320ABI356-10 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| EPM9320ALC84-10 | 制造商:Altera Corporation 功能描述:IC MAX |
| EPM9320ALC84-10N | 制造商:Altera Corporation 功能描述:IC MAX |
| EPM9320ALI84-10 | 制造商:Altera Corporation 功能描述:IC MAX 84PLCC 制造商:Altera Corporation 功能描述:IC CPLD 320MC 10NS 84PLCC |
发布紧急采购，3分钟左右您将得到回复。