- 您现在的位置：买卖IC网 > PDF目录362753 > EPM9560 (Altera Corporation) Programmable Logic Device Family(MAX9000可编程逻辑系列器件) PDF资料下载
参数资料
| 型号： | EPM9560 |
| 厂商： | Altera Corporation |
| 英文描述： | Programmable Logic Device Family(MAX9000可编程逻辑系列器件) |
| 中文描述： | 可编程逻辑器件系列（MAX9000可编程逻辑系列器件） |
| 文件页数： | 12/41页 |
| 文件大小： | 604K |
| 代理商： | EPM9560 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
12
Altera Corporation
MAX 9000 Programmable Logic Device Family Data Sheet
The MAX+PLUS II Compiler automatically allocates as many as three sets
of up to five parallel expanders to macrocells that require additional
product terms. Each set of expanders incurs a small, incremental timing
delay (
t
PEXP
). For example, if a macrocell requires 14 product terms, the
Compiler uses the five dedicated product terms within the macrocell and
allocates two sets of parallel expanders; the first set includes five product
terms and the second set includes four product terms, increasing the total
delay by 2
×
t
PEXP
.
Two groups of eight macrocells within each LAB (e.g., macrocells 1
through 8 and 9 through 16) form two chains to lend or borrow parallel
expanders. A macrocell borrows parallel expanders from lower-
numbered macrocells. For example, macrocell 8 can borrow parallel
expanders from macrocell 7, from macrocells 7 and 6, or from macrocells
7, 6, and 5. Within each group of 8, the lowest-numbered macrocell can
only lend parallel expanders and the highest-numbered macrocell can
only borrow them.
FastTrack Interconnect
In the MAX 9000 architecture, connections between macrocells and device
I/O pins are provided by the FastTrack Interconnect, a series of
continuous horizontal and vertical routing channels that traverse the
entire device. This device-wide routing structure provides predictable
performance even in complex designs. In contrast, the segmented routing
in FPGAs requires switch matrices to connect a variable number of
routing paths, increasing the delays between logic resources and reducing
performance.
Figure 6
shows the interconnection of four adjacent LABs
with row and column interconnects.
相关PDF资料 |
PDF描述 |
|---|---|
| EPM9560A | Programmable Logic Device Family(MAX9000可编程逻辑系列器件) |
| EPS12 | TRANSIENT VOLTAGE SUPPESSOR |
| EPS15 | TRANSIENT VOLTAGE SUPPESSOR |
| EPS17 | TRANSIENT VOLTAGE SUPPESSOR |
| EPS24 | TRANSIENT VOLTAGE SUPPESSOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPM9560A | 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:Programmable Logic Device Family |
| EPM9560ABC356-10 | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 9000 560 Macro 216 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| EPM9560ABI356-10 | 制造商:未知厂家 制造商全称:未知厂家 功能描述: |
| EPM9560ARC208-10 | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 9000 560 Macro 153 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| EPM9560ARC208-10N | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX 9000 560 Macro 153 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
发布紧急采购，3分钟左右您将得到回复。