参数资料
型号: EVAL-AD5270SDZ
厂商: Analog Devices Inc
文件页数: 2/24页
文件大小: 0K
描述: BOARD EVAL FOR AD5270
标准包装: 1
主要目的: 数字电位器
嵌入式:
已用 IC / 零件: AD5270
主要属性: 1 通道,1024 位置
次要属性: 2.7 ~ 5.5 V,5 ppm/°C,SPI 接口
已供物品: 电路板,CD,器件,稳压器
AD5270/AD5271
Data Sheet
Rev. F | Page 10 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VDD 11
VSS
2
A
3
W
4
SDO
10
9
8
SCLK
7
5
EXT_CAP
DIN
6
GND
AD5270/
AD5271
TOP VIEW
(Not to Scale)
SYNC
08
077
-00
5
Figure 5. MSOP Pin Configuration
SYNC
VDD 1
VSS
2
A
3
W
4
SDO
10
9
8
SCLK
7
5
EXT_CAP
DIN
6 GND
NOTES
1. THE EXPOSED PAD IS LEFT FLOATING
OR IS TIED TO VSS.
AD5270/
AD5271
(EXPOSED
PAD)
08
07
7-
0
40
Figure 6. LFCSP Pin Configuration
Table 10. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VDD
Positive Power Supply. Decouple this pin with 0.1 μF ceramic capacitors and 10 μF capacitors.
2
A
Terminal A of RDAC. VSS ≤ VA ≤ VDD.
3
W
Wiper Terminal of RDAC. VSS ≤ VW ≤ VDD.
4
VSS
Negative Supply. Connect to 0 V for single-supply applications. Decouple this pin with 0.1 μF ceramic
capacitors and 10 μF capacitors.
5
EXT_CAP
External Capacitor. Connect a 1 μF capacitor between EXT_CAP and VSS. This capacitor must have a voltage
rating of ≥7 V.
6
GND
Ground Pin, Logic Ground Reference.
7
SDO
Serial Data Output. This pin can be used to clock data from the shift register in daisy-chain mode or in
readback mode. This open-drain output requires an external pull-up resistor even if it is not use.
8
DIN
Serial Data Line. This pin is used in conjunction with the SCLK line to clock data into or out of the 16-bit input
register.
9
SCLK
Serial Clock Input. Data is clocked into the shift register on the falling edge of the serial clock input. Data can
be transferred at rates up to 50 MHz.
10
SYNC
Falling Edge Synchronization Signal. This is the frame synchronization signal for the input data. When SYNC
goes low, it enables the shift register and data is transferred in on the falling edges of the subsequent clocks.
The selected register is updated on the rising edge of SYNC following the 16th clock cycle. If SYNC is taken
high before the 16th clock cycle, the rising edge of SYNC acts as an interrupt, and the write sequence is
ignored by the RDAC.
EPAD
Exposed Pad
Leave floating or connected to VSS.
相关PDF资料
PDF描述
V24C28C100BG3 CONVERTER MOD DC/DC 28V 100W
V24C28C100BF2 CONVERTER MOD DC/DC 28V 100W
HK060339NJ-T INDUCTOR HI FREQ 39NH 5% 0201
V24C28C100B3 CONVERTER MOD DC/DC 28V 100W
EBM12DRKF CONN EDGECARD 24POS DIP .156 SLD
相关代理商/技术参数
参数描述
EVAL-AD5272SDZ 功能描述:BOARD EVAL FOR AD5272 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-AD5273DBZ 功能描述:BOARD EVAL FOR AD5273DBZ RoHS:否 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-AD5282EBZ 功能描述:BOARD EVALUATION FOR AD5282 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-AD5290EBZ 功能描述:BOARD EVAL FOR AD5290 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-AD5292EBZ 功能描述:BOARD EVAL FOR AD5292 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081