- 您现在的位置：买卖IC网 > PDF目录17065 > EVAL-AD5392EBZ (Analog Devices Inc)BOARD EVAL FOR AD5392 PDF资料下载
参数资料
| 型号： | EVAL-AD5392EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/44页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD5392 |
| 产品培训模块： | DAC Architectures |
| 标准包装： | 1 |
| DAC 的数量： | 16 |
| 位数： | 14 |
| 采样率（每秒）： | 125k |
| 数据接口： | 串行 |
| 设置时间： | 8µs |
| DAC 型： | 电压 |
| 工作温度： | -40°C ~ 85°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5392 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD5390/AD5391/AD5392
Data Sheet
Rev. E | Page 26 of 44
Standalone Mode
By connecting the daisy-chain enable (DCEN) pin low, stand-
alone mode is enabled. The serial interface works with both a
continuous and a noncontinuous serial clock. The first falling
edge of SYNC starts the write cycle and resets a counter that
counts the number of serial clocks to ensure that the correct
number of bits is shifted into the serial shift register. Any
further edges on SYNC (except for a falling edge) are ignored
until 24 bits are clocked in. Once 24 bits have been shifted in,
the SCLK is ignored. For another serial transfer to take place,
the counter must be reset by the falling edge of SYNC.
Daisy-Chain Mode
For systems that contain several devices, the SDO pin can be
used to daisy-chain the devices together. This daisy-chain mode
can be useful in system diagnostics and for reducing the number
of serial interface lines.
By connecting the DCEN pin high, daisy-chain mode is
enabled. The first falling edge of SYNC starts the write cycle.
The SCLK is continuously applied to the input shift register
when SYNC is low. If more than 24 clock pulses are applied,
the data ripples out of the shift register and appears on the
SDO line. This data is clocked out on the rising edge of SCLK
and is valid on the falling edge. By connecting the SDO of the
first device to the DIN input on the next device in the chain,
a multidevice interface is constructed. For each device in the
system, 24 clock pulses are required. Therefore, the total
number of clock cycles must equal 24N where N is the total
number of AD539x devices in the chain.
When the serial transfer to all devices is complete, SYNC is
taken high. This latches the input data in each device in the
daisy chain and prevents any further data from being clocked
into the input shift register.
If SYNC is taken high before 24 clocks are clocked into the part,
it is considered a bad frame and the data is discarded.
The serial clock can be either a continuous or a gated clock. A
continuous SCLK source can be used only if the SYNC can be
held low for the correct number of clock cycles. In gated clock
mode, a burst clock containing the exact number of clock cycles
must be used and SYNC taken high after the final clock to latch
the data.
Readback Mode
Readback mode is invoked by setting the R/W bit = 1 in the serial
input register write sequence. With R/W = 1, Bit A3 to Bit A0
in association with Bits REG1 and REG0 select the register to
be read. The remaining data bits in the write sequence are don’t
care bits. During the next SPI write, the data appearing on the
SDO output contains the data from the previously addressed
register. For a read of a single register, the NOP command can be
used in clocking out the data from the selected register on SDO.
The readback diagram in Figure 32 shows the readback sequence.
For example, to read back the m register of Channel 0 on the
AD539x, the following sequence should be implemented:
First, write 0x404XXX to the AD539x input register. This
configures the AD539x for read mode with the m register of
Channel 0 selected. Note that all data bits, DB13 to DB0, are
don’t care bits.
Follow this with a second write, a NOP condition, and 0x000000.
During this write, the data from the m register is clocked out on
the DOUT line, that is, data clocked out contains the data from
the m register in Bit DB13 to Bit DB0, and the top 10 bits con-
tain the address information as previously written. In readback
mode, the SYNC signal must frame the data. Data is clocked out
on the rising edge of SCLK and is valid on the falling edge of
the SCLK signal. If the SCLK idles high between the write and
read operations of a readback, the first bit of data is clocked out
on the falling edge of SYNC.
24
48
SCLK
SYNC
DIN
SDO
UNDEFINED
SELECTED REGISTER DATA CLOCKED OUT
NOP CONDITION
INPUT WORD SPECIFIES REGISTER TO BE READ
DB23
DB0
DB23
DB0
DB23
03773-
022
Figure 32. Readback Operation
相关PDF资料 |
PDF描述 |
|---|---|
| 380LX682M025H022 | CAP ALUM 6800UF 25V 20% SNAP |
| DC941A | BOARD DELTA SIGMA ADC LTC2482 |
| SDR0604-102KL | INDUCTOR POWER 1000UH 10% SMD |
| AD9750-EBZ | BOARD EVAL FOR AD9750 |
| LGU2W820MELA | CAP ALUM 82UF 450V 20% SNAP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD5398AEBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:120 mA, Current Sinking, 10-Bit, I2C DAC |
| EVAL-AD5398EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5398EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD5405EB | 功能描述:BOARD EVAL FOR AD5405 RoHS:否 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5405EBZ | 功能描述:BOARD EVAL FOR AD5405 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
发布紧急采购，3分钟左右您将得到回复。