
AD5424/AD5433/AD5445
Data Sheet
Rev. D | Page 18 of 28
THEORY OF OPERATION
current output DACs consisting of a standard inverting R-2R
ladder configuration. A simplified diagram for the 8-bi
t AD5424 isshown in Figure 48. The matching feedback resistor RFB has a value of R. The value of R is typically 10 kΩ (minimum 8 kΩ
and maximum 12 kΩ). If IOUT1 and IOUT2 are kept at the same
potential, a constant current flows in each ladder leg, regardless
of digital input code. Therefore, the input resistance presented
at VREF is always constant and nominally of resistance value R.
The DAC output (IOUT) is code-dependent, producing various
resistances and capacitances. External amplifier choice should
take into account the variation in impedance generated by the
DAC on the amplifiers inverting input node.
03160-048
VREF
RR
R
2R
S1
S2
S3
S8
2R
DAC DATA LATCHES
AND DRIVERS
RFBA
IOUT1
IOUT2
Figure 48. Simplified Ladder
Access is provided to the VREF, RFB, IOUT1, and IOUT2 terminals of
the DAC, making the device extremely versatile and allowing it
to be configured in several different operating modes, for example,
to provide a unipolar output, 4-quadrant multiplication in bipolar
mode or in single-supply modes of operation. Note that a matching
switch is used in series with the internal RFB feedback resistor. If
users attempt to measure RFB, power must be applied to VDD to
achieve continuity.
CIRCUIT OPERATION
Unipolar Mode
Using a single op amp, these devices can easily be configured to
provide 2-quadrant multiplying operation or a unipolar output
When an output amplifier is connected in unipolar mode, the
output voltage is given by
n
REF
OUT
D
V
2
where D is the fractional representation of the digital word loaded
to the DAC and n is the resolution of the DAC.
Note that the output voltage polarity is opposite to the VREF
polarity for dc reference voltages.
These DACs are designed to operate with either negative or positive
reference voltages. The VDD power pin is only used by the internal
digital logic to drive the DAC switches’ on and off states.
These DACs are also designed to accommodate ac reference
input signals in the range of –10 V to +10 V.
With a fixed 10 V reference, the circuit shown in
Figure 49 gives
a unipolar 0 V to –10 V output voltage swing. When VIN is an ac
signal, the circuit performs 2-quadrant multiplication.
Table 7 shows the relationship between digital code and expected
output voltage for unipolar operation
(AD5424, 8-bit device).
Table 7. Unipolar Code Table
Digital Input
Analog Output (V)
1111 1111
–VREF (255/256)
1000 0000
–VREF (128/256) = –VREF/2
0000 0001
VREF (1/256)
0000 0000
VREF (0/256) = 0
03160-049
VREF
VDD
R/W
R1
R2
IOUT1
IOUT2
CS
RFB
GND
C1
A1
AGND
DATA
INPUTS
VOUT =
0 TO –VREF
R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED
IF A1 IS A HIGH SPEED AMPLIFIER.
NOTES:
1.
2.
AD5424/
AD5433/
AD5445
Figure 49. Unipolar Operation