- 您现在的位置：买卖IC网 > PDF目录17039 > EVAL-AD7623CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7623 PDF资料下载
参数资料
| 型号： | EVAL-AD7623CBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/28页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7623 |
| 标准包装： | 1 |
| 系列： | PulSAR® |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 1.33M |
| 数据接口： | 串行，并联 |
| 输入范围： | ±VREF |
| 在以下条件下的电源（标准）： | 50mW @ 1.33MSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7623 |
| 已供物品： | 板 |
| 相关产品： | AD7623ASTZ-ND - IC ADC 16BIT 1.33MSPS DFF 48LQFP AD7623ACPZ-ND - IC ADC 16BIT 1.33MSPS 48LFCSP AD7623ACPZRL-ND - IC ADC 16BIT 1.33MSPS 48LFCSP AD7623ASTZRL-ND - IC ADC 16BIT 1.33MSPS DFF 48LQFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD7623
Rev. 0 | Page 24 of 28
SLAVE SERIAL INTERFACE
External Clock
The AD7623 is configured to accept an externally supplied
serial data clock on the SCLK pin when the EXT/INT pin is
held high. In this mode, several methods can be used to read
the data. The external serial clock is gated by CS. When CS and
RD are both low, the data can be read after each conversion or
during the following conversion. The external clock can be
either a continuous or a discontinuous clock. A discontinuous
clock can be either normally high or normally low when
diagrams of these methods.
While the AD7623 is performing a bit decision, it is important
that voltage transients be avoided on digital input/output pins,
or degradation of the conversion result could occur. This is
particularly important during the second half of the conversion
phase because the AD7623 provides error correction circuitry
that can correct for an improper bit decision made during the
first half of the conversion phase. For this reason, it is recom-
mended that when an external clock is being provided, it is a
discontinuous clock that is toggling only when BUSY is low or,
more importantly, that it does not transition during the latter
half of BUSY high.
External Discontinuous Clock Data Read After
Conversion
Though the maximum throughput cannot be achieved using
this mode, it is the most recommended of the serial slave
modes. Figure 40 shows the detailed timing diagrams of this
method. After a conversion is complete, indicated by BUSY
returning low, the conversion result can be read while both CS
and RD are low. Data is shifted out MSB first with 16 clock
pulses and is valid on the rising and falling edges of the clock.
One advantage of this method is that conversion performance
is not degraded because there are no voltage transients on the
digital interface during the conversion process. Another
advantage is the ability to read the data at any speed up to
80 MHz, which accommodates both the slow digital host
interface and the fastest serial reading.
Finally, in this mode only, the AD7623 provides a daisy-chain
feature using the RDC/SDIN pin for cascading multiple con-
verters together. This feature is useful for reducing component
count and wiring connections when desired, as, for instance, in
isolated multiconverter applications.
An example of the concatenation of two devices is shown in
Figure 39. Simultaneous sampling is possible by using a
common CNVST signal. It should be noted that the RDC/SDIN
input is latched on the edge of SCLK opposite to the one used to
shift out the data on SDOUT. Hence, the MSB of the upstream
converter just follows the LSB of the downstream converter on
the next SCLK cycle.
00574-
039
SCLK
SDOUT
RDC/SDIN
AD7623
#1
(DOWNSTREAM)
AD7623
#2
(UPSTREAM)
BUSY
OUT
BUSY
DATA
OUT
SCLK
RDC/SDIN
SDOUT
SCLK IN
CNVST IN
CNVST
CS
CNVST
CS
CS IN
Figure 39. Two AD7623 Devices in a Daisy-Chain Configuration
External Clock Data Read During Previous Conversion
Figure 41 shows the detailed timing diagrams of this method.
During a conversion, while both CS and RD are low, the result
of the previous conversion can be read. The data is shifted out,
MSB first, with 16 clock pulses, and is valid on both the rising
and falling edge of the clock. The 16 bits have to be read before
the current conversion is complete; otherwise, RDERROR is
pulsed high and can be used to interrupt the host interface to
prevent incomplete data reading. There is no daisy-chain
feature in this mode, and RDC/SDIN input should always be
tied either high or low.
To reduce performance degradation due to digital activity, a fast
discontinuous clock of at least 40 MHz is recommended to
ensure that all the bits are read during the first half of the SAR
conversion phase.
It is also possible to begin to read data after conversion and
continue to read the last bits after a new conversion has been
initiated.
相关PDF资料 |
PDF描述 |
|---|---|
| RMC05DREN-S93 | CONN EDGECARD 10POS .100 EYELET |
| 0210491052 | CABLE JUMPER 1.25MM .030M 35POS |
| N001-025-BL-R | CABLE PATCH CAT5E BLUE 25' |
| EVAL-AD7622CBZ | BOARD EVALUATION FOR AD7622 |
| RBC08DREN-S93 | CONN EDGECARD 16POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7623EDZ | 功能描述:BOARD EVAL FOR AD7623 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7625EDZ | 功能描述:数据转换 IC 开发工具 Eval Board 16-BIT 5MSPS ADC I.C RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| EVAL-AD7626EDZ | 功能描述:数据转换 IC 开发工具 Eval Board 16 Bit 10MSPS DIFF ADC RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| EVAL-AD7631CBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| EVAL-AD7631EDZ | 功能描述:BOARD EVAL FOR AD7631 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。