- 您现在的位置：买卖IC网 > PDF目录16993 > EVAL-AD7650CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7650 PDF资料下载
参数资料
| 型号： | EVAL-AD7650CBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/20页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7650 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 570k |
| 数据接口： | 串行，并联 |
| 输入范围： | ±VREF |
| 在以下条件下的电源（标准）： | 150mW @ 570kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7650 |
| 已供物品： | 板 |
| 相关产品： | AD7650ACPZ-ND - IC ADC 16BIT CMOS 5V 48LFCSP AD7650ASTZ-ND - IC ADC 16BIT 570KSPS 48LQFP AD7650ASTZRL-ND - IC ADC 16BIT CMOS 5V 48LQFP AD7650ACPZRL-ND - IC ADC 16BIT CMOS 5V 48LFCSP |
REV. 0
AD7650
–16–
SCLK
SDOUT
D15
D14
D1
D0
D13
X15
X14
X13
X1
X0
Y15
Y14
CS
BUSY
SDIN
EXT/
INT = 1
INVSCLK = 0
t35
t36 t37
t31
t32
t16
t33
X15
X14
X
1
2
3
14
151617
18
RD = 0
t34
Figure 15. Slave Serial Data Timing for Reading (Read After Convert)
SDOUT
CS
SCLK
D1
D0
X
D15
D14
D13
12
3
14
15
16
t3
t35
t36 t37
t31
t32
t16
CNVST
BUSY
EXT/
INT = 1
INVSCLK = 0
RD = 0
Figure 16. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)
SCLK
SDOUT
RDC/SDIN
BUSY
DATA OUT
AD7650
#1
(DOWNSTREAM)
BUSY OUT
CNVST
CS
SCLK
AD7650
#2
(UPSTREAM)
RDC/SDIN
SDOUT
SCLK IN
CS IN
CNVST IN
CNVST
CS
Figure 17. Two AD7650s in a “Daisy-Chain” Configuration
External Clock Data Read During Conversion
Figure 16 shows the detailed timing diagrams of this method.
During a conversion, while both
CS and RD are both low, the
result of the previous conversion can be read. The data is shifted
out, MSB first, with 16 clock pulses and is valid on both rising
and falling edge of the clock. The 16 bits have to be read before the
current conversion is complete. If that is not done, RDERROR
is pulsed high and can be used to interrupt the host interface to
prevent incomplete data reading. There is no “daisy chain”
feature in this mode and RDC/SDIN input should always be tied
either high or low.
To reduce performance degradation due to digital activity, a fast
discontinuous clock of, at least 18 MHz, when impulse mode is
used, 25 MHz when normal mode is used or 40 MHz when
warp mode is used, is recommended to ensure that all the bits
are read during the first half of the conversion phase. It is also
possible to begin to read the data after conversion and continue to
read the last bits even after a new conversion has been initiated.
That allows the use of a slower clock speed like 14 MHz in impulse
mode, 18 MHz in normal mode and 25 MHz in warp mode.
相关PDF资料 |
PDF描述 |
|---|---|
| 0982660864 | CBL 17POS 0.5MM JMPR TYPE D 6" |
| AISC-0805-R39J-T | INDUCTOR WW CERAM 390NH 0805 |
| VE-JT2-EY | CONVERTER MOD DC/DC 15V 50W |
| 222A121-4-0 | BOOT MOLDED |
| EVAL-AD7663CBZ | BOARD EVALUATION FOR AD7663 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7650EDZ | 功能描述:BOARD EVAL FOR AD7650 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7651CB | 制造商:Analog Devices 功能描述:DEV TOOLS, 16BIT 100KSPS SAR UNIPOLAR ADC W/ REF - Bulk |
| EVAL-AD7651CBZ | 功能描述:BOARD EVALUATION FOR AD7651 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:PulSAR® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7651EDZ | 功能描述:BOARD EVAL FOR AD7651 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7652CB | 制造商:Analog Devices 功能描述:DEV TOOLS, 16BIT 500KSPS SAR UNIPOLAR ADC W/ REF - Bulk |
发布紧急采购，3分钟左右您将得到回复。