- 您现在的位置：买卖IC网 > PDF目录17031 > EVAL-AD7655CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7655 PDF资料下载
参数资料
| 型号： | EVAL-AD7655CBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/28页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7655 |
| 标准包装： | 1 |
| 系列： | PulSAR® |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 1M |
| 数据接口： | 串行，并联 |
| 输入范围： | 0 ~ 2 V |
| 在以下条件下的电源（标准）： | 120mW @ 1MSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7655 |
| 已供物品： | 板，CD |
| 相关产品： | AD7655ACPZRL-ND - IC ADC 16BIT 4CHAN 48LFCSP AD7655ASTZRL-ND - IC ADC 16BIT 4CHAN 48LQFP AD7655ACPZ-ND - IC ADC 16BIT 4CH 48-LFCSP AD7655ASTZ-ND - IC ADC 16BIT 1MSPS QUAD 48-LQFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD7655
Rev. B | Page 20 of 28
SERIAL INTERFACE
The AD7655 is configured to use the serial interface when the
SER/PAR is held high. The AD7655 outputs 32 bits of data, MSB
first, on the SDOUT pin. The order of the channels being output
is also controlled by A/B. When high, Channel A is output first;
when low, Channel B is output first. This data is synchronized
with the 32 clock pulses provided on the SCLK pin.
MASTER SERIAL INTERFACE
Internal Clock
The AD7655 is configured to generate and provide the serial
data clock SCLK when the EXT/INT pin is held low. The
AD7655 also generates a SYNC signal to indicate to the host
when the serial data is valid. The serial clock SCLK and the
SYNC signal can be inverted, if desired, using the INVSCLK
and INVSYNC inputs, respectively. The output data is valid on
both the rising and falling edge of the data clock. In this mode,
the D7/RDC/SDIN input is used to select between reading after
conversion (RDC = low) or reading previous conversion results
the detailed timing diagrams of these two modes.
Usually, because the AD7655 is used with a fast throughput, the
master read during convert mode is the most recommended
serial mode when it can be used. In this mode, the serial clock
and data toggle at appropriate instants, which minimizes
potential feed through between digital activity and the critical
conversion decisions. The SYNC signal goes low after the LSB
of each channel has been output. Note that in this mode, the
SCLK period changes because the LSBs require more time to
settle, and the SCLK is derived from the SAR conversion clock.
Note that in master read after convert mode, unlike in other
modes, the BUSY signal returns low after the 32 bits of data are
pulsed out and not at the end of the conversion phase, which
results in a longer BUSY width. One advantage of using this
mode is that it can accommodate slow digital hosts because the
serial clock can be slowed down by using the DIVSCLK[1:0]
inputs. Refer to Table 4 for the timing details.
相关PDF资料 |
PDF描述 |
|---|---|
| STD17W-M | WIRE & CABLE MARKERS |
| HK06036N8J-T | INDUCTOR HI FREQ 6.8NH 5% 0201 |
| LGU2C271MELY | CAP ALUM 270UF 160V 20% SNAP |
| EVAL-AD7641CBZ | BOARD EVALUATION FOR AD7641 |
| DC1571A-B | BOARD SAR ADC LTC2382-16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7655EDZ | 功能描述:BOARD EVAL FOR AD7655 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7656-1CBZ | 功能描述:BOARD EVAL FOR AD7656-1 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:iCMOS® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7656-1EDZ | 功能描述:BOARD EVAL CONTROL AD7656-1 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:iCMOS® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7656-1SDZ | 功能描述:数据转换 IC 开发工具 Evaluation Control Board RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| EVAL-AD7656CB | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。