- 您现在的位置：买卖IC网 > PDF目录17058 > EVAL-AD7792EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7792 PDF资料下载
参数资料
| 型号： | EVAL-AD7792EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 31/33页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7792 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 470 |
| 数据接口： | 串行 |
| 输入范围： | ±VREF/增益 |
| 在以下条件下的电源（标准）： | 2.5mW @ 470SPS |
| 工作温度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7792 |
| 已供物品： | 板，CD |
| 相关产品： | AD7792BRU-ND - IC ADC 16BIT 3CH LP 16-TSSOP AD7792BRUZ-REEL-ND - IC ADC 16BIT 3CH LP 16-TSSOP AD7792BRUZ-ND - IC ADC 16BIT SIG-DEL 3CH 16TSSOP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页
AD7792/AD7793
Rev. B | Page 6 of 32
TIMING CHARACTERISTICS
AVDD = 2.7 V to 5.25 V, DVDD = 2.7 V to 5.25 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2.
Parameter1, 2
Limit at TMIN, TMAX (B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
CS falling edge to DOUT/RDY active time
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
10
ns min
Bus relinquish time after CS inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
Write Operation
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
30
ns min
Data valid to SCLK edge setup time
t10
25
ns min
Data valid to SCLK edge hold time
t11
0
ns min
CS rising edge to SCLK edge hold time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
2 See Figure 3 and Figure 4.
3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4 SCLK active edge is falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number
is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the
true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.
0
48
55
-0
02
ISINK (1.6mA WITH DVDD = 5V,
100A WITH DVDD = 3V)
ISOURCE (200A WITH DVDD = 5V,
100A WITH DVDD = 3V)
1.6V
TO
OUTPUT
PIN
50pF
Figure 2. Load Circuit for Timing Characterization
相关PDF资料 |
PDF描述 |
|---|---|
| EEM24DRMT | CONN EDGECARD 48POS .156 WW |
| RPP20-4815S/N | CONV DC/DC 20W 36-75VIN 15VOUT |
| DEMOS08AC16KIT | KIT DEMO FOR S08AC16 FAMILY |
| RPP20-4815D/N | CONV DC/DC 20W 36-75VIN +/-15V |
| DEMOS08AC128KIT | KIT DEMO FOR S08AC128 FAMILY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7792EBZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?￡-?? ADC with On-Chip In-Amp and Reference |
| EVAL-AD7793EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7793EBZ | 功能描述:BOARD EVALUATION FOR AD7793 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7793EBZ | 制造商:Analog Devices 功能描述:EVAL BOARD, AD7793 3CH 24BIT ADC |
| EVAL-AD7793EBZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Low Noise, Low Power, 16-/24-Bit ?￡-?? ADC with On-Chip In-Amp and Reference |
发布紧急采购，3分钟左右您将得到回复。