- 您现在的位置：买卖IC网 > PDF目录17036 > EVAL-AD7843EBZ (Analog Devices Inc)BOARD EVAL FOR AD7843 PDF资料下载
参数资料
| 型号： | EVAL-AD7843EBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/21页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7843 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 12 |
| 采样率（每秒）： | 125k |
| 数据接口： | 串行 |
| 输入范围： | 0 ~ 5.25 V |
| 在以下条件下的电源（标准）： | 1.4mW @ 125kSPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7843 |
| 已供物品： | 板 |
| 相关产品： | AD7843ARUZ-ND - IC ADC 12BIT TOUCHSCREEN 16TSSOP AD7843ARUZ-REEL7-ND - IC ADC 12BIT TOUCHSCREEN 16TSSOP AD7843ARQZ-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP AD7843ARQZ-REEL7-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP AD7843ARQZ-REEL-ND - IC ADC 12BIT TOUCHSCREEN 16-QSOP |
AD7843
Rev. B | Page 16 of 20
SERIAL INTERFACE
Figure 24 shows the typical operation of the serial interface of
the AD7843. The serial clock provides the conversion clock and
also controls the transfer of information to and from the
AD7843. One complete conversion can be achieved with 24
DCLK cycles.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS takes the BUSY output and the serial bus
out of three-state. The first eight DCLK cycles are used to write
to the control register via the DIN pin. The control register is
updated in stages as each bit is clocked in. Once the converter
has enough information about the following conversion to set
the input multiplexer and switches appropriately, the converter
enters acquisition mode and, if required, the internal switches
are turned on. During the acquisition mode, the reference input
data is updated. After the three DCLK cycles of acquisition, the
control word is complete (the power management bits are now
updated) and the converter enters conversion mode. At this
point, track-and-hold goes into hold mode, the input signal is
sampled, and the BUSY output goes high (BUSY returns low on
the next falling edge of DCLK). The internal switches may also
turn off at this point if in single-ended mode.
The next 12 DCLK cycles are used to perform the conversion
and to clock out the conversion result. If the conversion is
ratiometric (SER/DFR set low), the internal switches are on
during the conversion. A 13th DCLK cycle is needed to allow
the DSP/microcontroller to clock in the LSB. Three more DCLK
cycles clock out the three trailing zeroes and complete the 24
DCLK transfer. The 24 DCLK cycles can be provided from a
DSP or via three bursts of 8 clock cycles from a microcontroller.
02144-B-024
CS
DCLK
DIN
BUSY
DOUT
X/Y SWITCHES1
(SER/DFR HIGH)
X/Y SWITCHES1,2
(SER/DFR LOW)
THREE-STATE
(START) IDLE
OFF
(MSB)
(LSB)
ON
OFF
ACQUIRE
CONVERSION
IDLE
ZERO FILLED
THREE-STATE
tACQ
18
8
11
10
9
8
7
6
5
4
3
2
1
0
1
S
A2
PD1 PD0
A1
A0 MODE
SER/
DFR
NOTES
1Y DRIVERS ARE ON WHEN X+ IS SELECTED INPUT CHANNEL (A2–A0 = 001); X DRIVERS ARE ON WHEN Y+ IS SELECTED INPUT CHANNEL (A2–A0 = 101).
1WHEN PD1, PD0 = 10 OR 00, Y– WILL TURN ON AT THE END OF THE CONVERSION.
2DRIVERS WILL REMAIN ON IF POWER-DOWN MODE IS 11 (NO POWER-DOWN) UNTIL SELECTED INPUT CHANNEL, REFERENCE MODE,
1OR POWER-DOWN MODE IS CHANGED.
Figure 24. Conversion Timing, 24 DCLKS per Conversion Cycle, 8-Bit Bus Interface. No DCLK delay required with dedicated serial port.
相关PDF资料 |
PDF描述 |
|---|---|
| GEC40DRYH-S13 | CONN EDGECARD 80POS .100 EXTEND |
| EVAL-AD7607EDZ | EVAL BOARD FOR AD7607 |
| GSC12DRTS-S13 | CONN EDGECARD 24POS .100 EXTEND |
| GMC12DRTS-S13 | CONN EDGECARD 24POS .100 EXTEND |
| 0210490306 | CABLE JUMPER 1.25MM .102M 24POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7851CB | 制造商:Analog Devices 功能描述:14-BIT 333 KSPS SERIAL A/D CONVERTER 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD7851CB4 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter |
| EVAL-AD7853CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Bulk |
| EVAL-AD7854CB | 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Bulk |
| EVAL-AD7856CB | 制造商:AD 制造商全称:Analog Devices 功能描述:5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC |
发布紧急采购，3分钟左右您将得到回复。