参数资料
型号: EVAL-ADM1186-2MBZ
厂商: Analog Devices Inc
文件页数: 8/28页
文件大小: 0K
描述: KIT MICRO EVALUATION ADM1186-2
标准包装: 1
主要目的: 电源管理,电源监控器/跟踪器/序列发生器
已用 IC / 零件: ADM1186-2
ADM1186
Pin No.
Data Sheet
ADM1186-1
12
ADM1186-2
9
Mnemonic
DLY_EN_OUT4
Description
Timing Input. The capacitor connected to this input sets the time delay between VIN3
coming into compliance and OUT4 being asserted high during a power-up sequence.
During a power-down sequence, this input sets the time delay between OUT4 being
asserted low and OUT3 being asserted low.
13
10
BLANK_DLY
Timing Input. The capacitor connected to this input sets the blanking time. This is the
time allowed between OUTx being asserted and VINx coming into compliance; otherwise,
the SET FAULT state is entered.
14
SEQ_DONE
Active High, Open-Drain Output. This output is pulled low when V CC = 1 V. When the
power-up sequence is complete, SEQ_DONE is asserted high. During a power-down
sequence, the pin remains asserted until the time delay set by DLY_EN_OUT1 has
elapsed. When a fault occurs, this pin is asserted low.
15
11
PWRGD
Active High, Open-Drain Output. This output is pulled low when V CC = 1 V. The output
state of this pin is a logical AND function of the UV threshold state of the VINx pins. When
the voltage on all VINx inputs exceeds 0.6 V, PWRGD is asserted. This output is driven low
if the voltage on any VINx pin is below 0.6 V.
16
12
OUT4
Active High, Open-Drain Output. This output is pulled low when V CC = 1 V. During a
power-up sequence, this output is asserted high after the time delay set by the capacitor
on DLY_EN_OUT4 has elapsed. The output is asserted low immediately after a power-
down sequence has been initiated.
17
13
OUT3
Active High, Open-Drain Output. This output is pulled low when V CC = 1 V. During a
power-up sequence, this output is asserted high after the time delay set by the capacitor
on DLY_EN_OUT3 has elapsed. During a power-down sequence, the output is asserted
low after the time delay set by the capacitor on DLY_EN_OUT4 has elapsed.
18
14
OUT2
Active High, Open-Drain Output. This output is pulled low when V CC = 1 V. During a
power-up sequence, this output is asserted high after the time delay set by the capacitor
on DLY_EN_OUT2 has elapsed. During a power-down sequence, the output is asserted
low after the time delay set by the capacitor on DLY_EN_OUT3 has elapsed.
19
15
OUT1
Active High, Open-Drain Output. This output is pulled low when V CC = 1 V. During a
power-up sequence, this output is asserted high after the time delay set by the capacitor
on DLY_EN_OUT1 has elapsed (ADM1186-1) or immediately after a rising edge on
UP/DOWN (ADM1186-2). During a power-down sequence, the output is asserted low
after the time delay set by the capacitor on DLY_EN_OUT2 has elapsed.
20
16
VCC
Positive Supply Input Pin. The operating supply voltage range is 2.7 V to 5.5 V.
Rev. B | Page 8 of 28
相关PDF资料
PDF描述
PX0846/2M00 CABLE IP68 6POS-6POS FIREWIRE 2M
Q2-Z-3/64-01-SS1000FT HEATSRK POLY Q2Z 3/64"X1000'BLK
1624097-7 INDUCTOR 2.2UH 505MA SMD
GBM36DRKN CONN EDGECARD 72POS DIP .156 SLD
PX0851/2M00 CABLE IP68 6POS-4POS FIREWIRE 2M
相关代理商/技术参数
参数描述
EVAL-ADM1191EBZ 功能描述:BOARD EVALUATION FOR ADM1191 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-ADM1191EBZ1 制造商:AD 制造商全称:Analog Devices 功能描述:Digital Power Monitor with Convert Pin and ALERTB O
EVAL-ADM1192EBZ 功能描述:BOARD EVALUATION FOR ADM1192 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-ADM1275EBZ 功能描述:BOARD EVALUATION FOR ADM1275 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-ADM1276EBZ 功能描述:BOARD EVAL FOR ADM1276 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081