?/DIV>
(6)
The dead time is so small (t
RT/CT
>>t
DEAD
) that the
operating frequency can typically be approximated by:
/
/
1
RT  CT
RT  CT
f
t
=
(7)
Pulse Width Modulator (PWM)
The operation of the PWM section is straightforward,
but there are several points that should be noted.
Foremost among these is the inherent synchronization
of PWM with the PFC section of the device, from which
it also derives its basic timing. The PWM is capable of
current-mode or voltage-mode operation. In current-
mode applications, the PWM ramp (RAMP) is usually
derived   directly   from   a   current-sensing   resistor   or
current transformer in the primary side of the output
stage. It is thereby representative of the current flowing
in the converters output stage. I
LIMIT
, which provides
cycle-by-cycle current limiting, is typically connected to
RAMP in such applications. For voltage-mode operation
and certain specialized applications, RAMP can be
connected to a separate RC timing network to generate
a voltage ramp against which FBPWM is compared.
Under these conditions, the use of voltage feedforward
from the PFC bus can assist in line regulation accuracy
and response. As in current-mode operation, the I
LIMIT
input is used for output stage over-current protection.
No voltage error amplifier is included in the PWM stage,
as this function is generally performed on the output
side of the PWMs isolation boundary. To facilitate the
design of opto-coupler feedback circuitry, an offset has
been built into the PWMs RAMP input that allows
FBPWM to command a 0% duty cycle for input voltages
below typical 1.5 V.
PWM Cycle-by-Cycle Current Limiter
The ILIMIT pin is a direct input to the cycle-by-cycle
current limiter for the PWM section. Should the input
voltage at this pin exceed 1 V, the output flip-flop is reset
by the clock pulse at the start of the next PWM power
cycle. When the I
LIMIT
triggers the cycle-by-cycle bi-cycle
current, it limits the PWM duty cycle mode and the power
dissipation is reduced during the dead-short condition.
V
IN
OK Comparator
The V
IN
OK comparator monitors the DC output of the
PFC and inhibits the PWM if the voltage on FBPFC is
less than its nominal 2.4 V. Once the voltage reaches
2.4 V, which corresponds to the PFC output capacitor
being charged to its rated boost voltage, soft-start begins.
PWM Soft-Start (SS)
PWM startup is controlled by selection of the external
capacitor   at   soft-start.   A   current   source   of   10 礎
supplies the charging current for the capacitor and
startup of the PWM begins at 1.5 V.