- 您现在的位置：买卖IC网 > PDF目录11703 > FIN224ACMLX (Fairchild Semiconductor)IC SERIALIZER/DESERIALIZER 40MLP PDF资料下载
参数资料
| 型号： | FIN224ACMLX |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 15/19页 |
| 文件大小： | 0K |
| 描述： | IC SERIALIZER/DESERIALIZER 40MLP |
| 标准包装： | 1 |
| 系列： | SerDes™ |
| 功能： | 串行器/解串器 |
| 数据速率： | 676Mbps |
| 输入类型： | LVCMOS |
| 输出类型： | LVCMOS |
| 输入数： | 22 |
| 输出数： | 22 |
| 电源电压： | 1.65 V ~ 3.6 V |
| 工作温度： | -30°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-MLP |
| 供应商设备封装： | 40-MLP（6x6） |
| 包装： | 标准包装 |
| 其它名称： | FIN224ACMLXDKR |
F
IN
2
4
A
C
—
2
-B
it
B
i-
D
ir
e
c
tio
n
a
l
S
e
ri
a
liz
e
r/
D
e
s
e
ri
a
liz
e
r
2006 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FIN224AC Rev.1.1.6
5
Control Logic Circuitry
The FIN224AC has the ability to be used as a 22-bit seri-
alizer or a 22-bit deserializer. Pins S1 and S2 must be
set to accommodate the clock reference input frequency
range of the serializer. Table 1 shows the pin program-
ming of these options based on the S1 and S2 control
pins. The DIRI pin controls whether the device is a serial-
izer or a deserializer. When DIRI is asserted LOW, the
device is configured as a deserializer. When the DIRI pin
is asserted HIGH, the device is configured as a serial-
izer. Changing the state on the DIRI signal reverses the
direction of the I/O signals and generate the opposite
state signal on DIRO. For unidirectional operation the
DIRI pin should be hardwired to the HIGH or LOW state
and the DIRO pin should be left floating. For bi-direc-
tional operation, the DIRI of the master device is driven
by the system and the DIRO signal of the master is used
to drive the DIRI of the slave device.
Serializer/Deserializer with Dedicated I/O Variation
The serialization and deserialization circuitry is set up for
24 bits. Because of the dedicated inputs and outputs,
only 22 bits of data are serialized or deserialized.
DP[21:22] inputs to the serializer are transmitted to
DP[23:24] outputs on the deserializer.
Turn-Around Functionality
The device passes and inverts the DIRI signal through
the device asynchronously to the DIRO signal. Care
must be taken by the system designer to ensure that no
contention occurs between the deserializer outputs and
the other devices on this port. Optimally the peripheral
device driving the serializer should be put into a HIGH-
impedance state prior to the DIRI signal being asserted.
When a device with dedicated data outputs turns from a
deserializer to a serializer, the dedicated outputs remain
at the last logical value asserted. This value only
changes if the device is once again turned around into a
deserializer and the values are overwritten.
Power-Down Mode: (Mode 0)
Mode 0 is used for powering down and resetting the
device. When both of the mode signals are driven to a
LOW state, the PLL and references are disabled, differ-
ential input buffers are shut off, differential output buffers
are placed into a HIGH-impedance state, LVCMOS out-
puts are placed into a HIGH-impedance state, and LVC-
MOS inputs are driven to a valid level internally.
Additionally all internal circuitry is reset. The loss of
CKREF state is also enabled to ensure that the PLL only
powers-up if there is a valid CKREF signal.
In a typical application mode, signals of the device do not
change states other than between the desired frequency
range and the power-down mode. This allows for sys-
tem-level power-down functionality to be implemented
via a single wire for a SerDes pair. The S1 and S2 selec-
tion signals that have their operating mode driven to a
“logic 0” should be hardwired to GND. The S1 and S2
signals that have their operating mode driven to a “logic
1” should be connected to a system-level power-down or
reset signal.
Table 1. Control Logic Circuitry
Mode
Number
S2
S1
DIRI
Description
0
x
Power-Down Mode
1
0
1
22-Bit Serializer 2MHz to 5MHz CKREF
0
1
0
22-Bit Deserializer
2
1
0
1
22-Bit Serializer 5MHz to 15MHz CKREF
1
0
22-Bit Deserializer
3
1
22-Bit Serializer 10MHz to 26MHz CKREF (Divide by 2 Serial Data)
1
0
22-Bit Deserializer
相关PDF资料 |
PDF描述 |
|---|---|
| 413985-6 | CONN PLUG SMB RG-178 STR GOLD |
| 227169-8 | CONN JACK BNC VERT 50OHM PCB AU |
| MS27484T18F53P | CONN PLUG 53POS STRAIGHT W/PINS |
| GTC06AF-20-19S | CONN PLUG 3POS STRAIGHT W/SCKT |
| D38999/20MG41SN | CONN RCPT 41POS WALL MNT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FIN224C | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:24-Bit Low-Power Serializer/Deserializer |
| FIN224CMLX | 功能描述:串行器/解串器 - Serdes 24bit Bi-Directional Serializr/Deserialzr RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64 |
| FIN224Z WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FIN24 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| FIN24_YAB3066B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。