- 您现在的位置：买卖IC网 > PDF目录173107 > FM93C46TN Microwire Serial EEPROM PDF资料下载
参数资料
| 型号： | FM93C46TN |
| 英文描述： | Microwire Serial EEPROM |
| 中文描述： | 微型导线串行EEPROM |
| 文件页数： | 11/13页 |
| 文件大小： | 162K |
| 代理商： | FM93C46TN |
7
www.fairchildsemi.com
FM93C46A Rev. C.1
FM93C46A
1K-Bit
Serial
CMOS
EEPROM
(MICROWIRE
TM
Synchronous
Bus)
5) Write Disable (WDS)
Write Disable (WDS) instruction disables all programming opera-
tions and should follow all programming operations. Executing
this instruction after a valid write instruction would protect against
accidental data disturb due to spurious noise, glitches, inadvert-
ent writes etc. Input information (Start bit, Opcode and Address)
for this WDS instruction should be issued as listed under Table 1
or Table 2. The device becomes write-disabled at the end of this
cycle when the CS signal is brought low. Execution of a READ
instruction is independent of WDS instruction. Refer
Write Disable
cycle diagram.
6) Erase (ERASE)
The ERASE instruction will program all bits in the specified
location to logical “1” state. Input information (Start bit, Opcode
and Address) for this WDS instruction should be issued as listed
under Table 1 or Table 2. After inputting the last bit of data (A0 bit),
CS signal must be brought low before the next rising edge of the
SK clock. This falling edge of the CS initiates the self-timed
programming cycle. It takes tWP time (Refer appropriate DC and
AC Electrical Characteristics table) for the internal programming
cycle to finish. During this time, the device remains busy and is not
ready for another instruction. Status of the internal programming
can be polled as described under WRITE instruction description.
While the device is busy, it is recommended that no new instruc-
tion be issued. Refer
Erase cycle diagram.
7) Erase All (ERAL)
The Erase all instruction will program all locations to logical “1”
state. Input information (Start bit, Opcode and Address) for this
WDS instruction should be issued as listed under Table 1 or Table
2. After inputting the last bit of data (A0 bit), CS signal must be
brought low before the next rising edge of the SK clock. This falling
edge of the CS initiates the self-timed programming cycle. It takes
t
WP time (Refer appropriate DC and AC Electrical Characteristics
table) for the internal programming cycle to finish. During this time,
the device remains busy and is not ready for another instruction.
Status of the internal programming can be polled as described
under WRITE instruction description. While the device is busy, it
is recommended that no new instruction be issued. Refer
Erase
All cycle diagram.
Note: The Fairchild CMOS EEPROMs do not require an “ERASE” or “ERASE ALL”
instruction prior to the “WRITE” or “WRITE ALL” instruction, respectively. The
“ERASE” and “ERASE ALL” instructions are included to maintain compatibility with
earlier technology EEPROMs.
Clearing of Ready/Busy status
When programming is in progress, the Data-Out pin will display
the programming status as either BUSY (low) or READY (high)
when CS is brought high (DO output will be tri-stated when CS is
low). To restate, during programming, the CS pin may be brought
high and low any number of times to view the programming status
without affecting the programming operation. Once programming
is completed (Output in READY state), the output is ‘cleared’
(returned to normal tri-state condition) by clocking in a Start Bit.
After the Start Bit is clocked in, the output will return to a tri-stated
condition. When clocked in, this Start Bit can be the first bit in a
command string, or CS can be brought low again to reset all
internal circuits. Refer
Clearing Ready Status diagram.
Related Document
Application Note: AN758 - Using Fairchild’s MICROWIRE EE-
PROM.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相关PDF资料 |
PDF描述 |
|---|---|
| FM93C56ALZEM8 | Microwire Serial EEPROM |
| FM93C56ALZEMT8 | Microwire Serial EEPROM |
| FM93C56ALZEN | Fully Integrated 8-Channel DC/DC Converter for Digital Still Cameras 48-VQFN -25 to 85 |
| FM93C56ALZM8 | Microwire Serial EEPROM |
| FM93C56ALZMT8 | Low-Voltage, Low On-State Resistance SPST CMOS Analog Switches 5-SOT-23 -40 to 85 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FM93C46TVM8 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Microwire Serial EEPROM |
| FM93C46TVMT8 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Microwire Serial EEPROM |
| FM93C46TVN | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:Microwire Serial EEPROM |
| FM93C46V | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:1024-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus) |
| FM93C46VM8 | 功能描述:电可擦除可编程只读存储器 SOIC-8 RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。