FMS2704/FMS2704L
PRODUCT SPECIFICATION
REV. 1.01 12/2/99
23
Temperature limits are xed for the rst series of temperature
excursions. Then, for the second series, following the THI1
violation, the THI limit is raised from THI1 to THI2. If THI is
reprogrammed from a value above T to a value below THI,
then an interrupt is generated.
Figure 7. Profile of Temperature Driven Interrupts
INT
T
THI1
THI2
THI3
TLO1
TLO2
RTV/LTV
Read_INT
LTV and RTV bits operate in conjunction with the INT output
and Interrupt Status Register as follows:
1.
When the temperature exceeds a high limit, the corre-
sponding Interrupt Status Register bit, either LTV or
RTV is set.
2.
Reading the Interrupt Status Register clears LTV and
RTV.
3.
Once the high limit has been exceeded, a subsequent
transitions through the high level will not cause an
interrupt, unless:
a) The temperature passes through the low limit.
b) Or, the high temperature limit is changed.
4.
If the high temperature limit is changed from a level
above the temperature to a level below, then the relevant
Interrupt Status Register bit, either LTV or RTV is set.
5.
If the temperature falls below a low limit, the corre-
sponding Interrupt Status Register bit, either LTV or
RTV is set.
6.
Once the low limit has been exceeded, a subsequent
transitions through the low level will not cause an inter-
rupt, unless:
a) The temperature passes through the high limit.
b) Or, the low temperature limit is changed.
If the low temperature limit is changed from a level below the
ambient/remote temperature to a level above, then the LTV/
RTV bit is set.
Serial Interface
FMS2704 register access is via a 2-wire I2C/SMBus compati-
ble interface. Base address is 0x2C + n, where n is an offset
dened by the state of the ADD pin: Z, H, L == 0, 1, 2. (see
Table 3) State Z corresponds to the ADD pin being open
circuit.
Two signals comprise the bus: clock (SCL) and bi-directional
data (SDA). When receiving and transmitting data through the
serial interface, the FMS2704 acts as a slave, responding only
to commands by the I2C/SMBus master.
Data received or transmitted on the SDA line must be stable
for the duration of the positive-going SCL pulse. Data on
SDA may change only when SCL = L. An SDA transition
while SCL = H is interpreted as a start or stop signal.
Table 3. Serial Port Slave Addresses
ADD
Address
Z
2C
H
2D
L
2E