- 您现在的位置：买卖IC网 > PDF目录22143 > GAL16V8D-25QPN (Lattice Semiconductor Corporation)IC PLD 8MACRO 5.0V 25NS 20PDIP PDF资料下载
参数资料
| 型号： | GAL16V8D-25QPN |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 24/26页 |
| 文件大小： | 0K |
| 描述： | IC PLD 8MACRO 5.0V 25NS 20PDIP |
| 标准包装： | 18 |
| 系列： | GAL®16V8 |
| 可编程类型： | EE PLD |
| 最大延迟时间 tpd(1)： | 25.0ns |
| 电压电源 - 内部： | 4.75 V ~ 5.25 V |
| 宏单元数： | 8 |
| 工作温度： | 0°C ~ 75°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 20-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 20-PDIP |
| 包装： | 管件 |
Specifications GAL16V8
5
In the Registered mode, macrocells are configured as dedicated
registered outputs or as I/O functions.
Architecture configurations available in this mode are similar to the
common 16R8 and 16RP4 devices with various permutations of
polarity, I/O and register placement.
All registered macrocells share common clock and output enable
control pins. Any macrocell can be configured as registered or I/
O. Up to eight registers or up to eight I/O's are possible in this mode.
Dedicated input or output functions can be implemented as sub-
sets of the I/O function.
Registered outputs have eight product terms per output. I/O's have
seven product terms per output.
The JEDEC fuse numbers, including the User Electronic Signature
(UES) fuses and the Product Term Disable (PTD) fuses, are shown
on the logic diagram on the following page.
Registered Configuration for Registered Mode
- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this output configuration.
- Pin 1 controls common CLK for the registered outputs.
- Pin 11 controls common OE for the registered outputs.
- Pin 1 & Pin 11 are permanently configured as CLK &
OE for registered output configuration.
Combinatorial Configuration for Registered Mode
- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this output configuration.
- Pin 1 & Pin 11 are permanently configured as CLK &
OE for registered output configuration.
Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.
DQ
Q
CLK
OE
XOR
Registered Mode
ALL
DEVICES
DISCONTINUED
相关PDF资料 |
PDF描述 |
|---|---|
| GRM21BR71H154MA01L | CAP CER 0.15UF 50V 20% X7R 0805 |
| GAL16V8D-25QJN | IC PLD 8MACRO 5.0V 25NS 20PLCC |
| LTC1644IGN#TRPBF | IC CONTROLLER HOT SWAP 20-SSOP |
| AGM28DRSH | CONN EDGECARD 56POS DIP .156 SLD |
| GAL16V8D-15LPN | IC PLD 8MACRO 5.0V 15NS 20PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GAL16V8D-25QPNI | 功能描述:SPLD - 简单可编程逻辑器件 16 Input 8 Output 5V 1/4 Power 25ns RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| GAL16V8D-30LD/833 | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:High Performance E2CMOS PLD Generic Array Logic |
| GAL16V8D-30LD/883 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable PLD |
| GAL16V8D-3LJ | 功能描述:SPLD - 简单可编程逻辑器件 16 INPUT 8 OUTPUT 5V LOW POWER 3.5ns RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| GAL16V8D-3LJN | 功能描述:SPLD - 简单可编程逻辑器件 16 INPUT 8 OUTPUT 5V LOW POWER 3.5ns RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
发布紧急采购，3分钟左右您将得到回复。