- 您现在的位置：买卖IC网 > PDF目录383020 > GS816018T-225 (Electronic Theatre Controls, Inc.) Aluminum Electrolytic Radial Leaded Bi-Polar Capacitor; Capacitance: 47uF; Voltage: 25V; Case Size: 6.3x11 mm; Packaging: Bulk PDF资料下载
参数资料
| 型号： | GS816018T-225 |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Aluminum Electrolytic Radial Leaded Bi-Polar Capacitor; Capacitance: 47uF; Voltage: 25V; Case Size: 6.3x11 mm; Packaging: Bulk |
| 中文描述： | 100万× 18，512k × 32的，为512k × 36 35.7同步突发静态存储器 |
| 文件页数： | 1/28页 |
| 文件大小： | 810K |
| 代理商： | GS816018T-225 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Rev: 2.12 3/2002
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/28
1999, Giga Semiconductor, Inc.
Preliminary
GS816018/32/36T-250/225/200/166/150/133
1M x 18, 512K x 32, 512K x 36
18Mb Sync Burst SRAMs
250 MHz
–
133 MHz
2.5 V or 3.3 V V
DD
2.5 V or 3.3 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
Features
FT pin for user-configurable flow through or pipeline
operation
Single Cycle Deselect (SCD) operation
2.5 V or 3.3 V +10%/–10% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleaved Burst mode
Internal input resistors on mode pins allow floating mode pins
Default to Interleaved Pipeline mode
Byte Write (BW) and/or Global Write (GW) operation
Internal self-timed write cycle
Automatic power-down for portable applications
JEDEC-standard 100-lead TQFP package
-250 -225 -200 -166 -150 -133 Unit
Pipeline
3-1-1-1
tCycle
4.0
4.4
Curr
(x18)
Curr
(x32/x36)
330
300
Curr
(x18)
Curr
(x32/x36)
320
295
Flow
Through
2-1-1-1
Curr
(x18)
Curr
(x32/x36)
200
190
Curr
(x18)
Curr
(x32/x36)
200
190
Functional Description
Applications
The GS816018/32/36T is an 18,874,368-bit (16,777,216-bit
for x32 version) high performance synchronous SRAM with a
2-bit burst address counter. Although of a type originally
developed for Level 2 Cache applications supporting high
performance CPUs, the device now finds application in
synchronous SRAM applications, ranging from DSP main
store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E1, E2, E3), address burst
control inputs (ADSP, ADSC, ADV), and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS816018/32/36T operates on a 2.5 V or 3.3 V power
supply. All input are 3.3 V and 2.5 V compatible. Separate
output power (V
DDQ
) pins are used to decouple output noise
from the internal circuits and are 3.3 V and 2.5 V compatible.
t
KQ
2.5
2.7
3.0
5.0
230
270
230
265
3.4
6.0
200
230
195
225
3.8
6.7
185
215
180
210
4.0
7.5
165
190
165
185
ns
ns
mA
mA
mA
mA
3.3 V
280
255
2.5 V
275
250
t
KQ
tCycle
5.5
5.5
6.0
6.0
6.5
6.5
7.0
7.0
7.5
7.5
8.5
8.5
ns
ns
3.3 V
175
165
160
180
160
180
150
170
150
170
145
165
145
165
135
150
135
150
mA
mA
mA
mA
2.5 V
175
165
相关PDF资料 |
PDF描述 |
|---|---|
| GS816018T-225I | 1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs |
| GS816036T-166I | Quad 2-input positive-NAND buffers with open collector outputs 14-SOIC 0 to 70 |
| GS816036T-200 | 1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs |
| GS816036T-200I | Quad 2-input positive-NAND buffers with open collector outputs 14-PDIP 0 to 70 |
| GS816036T-225 | 1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS816018T-225I | 制造商:GSI 制造商全称:GSI Technology 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs |
| GS816018T-250 | 制造商:GSI 制造商全称:GSI Technology 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs |
| GS816018T-250I | 制造商:GSI 制造商全称:GSI Technology 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs |
| GS816032BGT-150 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX32 7.5NS/3.8NS 100TQFP - Trays |
| GS816032BGT-150I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 18MBIT 512KX32 7.5NS/3.8NS 100TQFP - Trays |
发布紧急采购，3分钟左右您将得到回复。