- 您现在的位置：买卖IC网 > PDF目录173638 > GS816136CGD-250T (GSI TECHNOLOGY) 512K X 36 CACHE SRAM, 5.5 ns, PBGA165 PDF资料下载
参数资料
| 型号： | GS816136CGD-250T |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 512K X 36 CACHE SRAM, 5.5 ns, PBGA165 |
| 封装： | 13 X 15 MM, 1 MM PITCH, FBGA-165 |
| 文件页数： | 1/29页 |
| 文件大小： | 797K |
| 代理商： | GS816136CGD-250T |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
GS816118/36CD-333/300/250
1M x 18 and 512K x 36
18Mb Sync Burst SRAMs
333 MHz–250 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Preliminary
Rev: 1.00 9/2004
1/29
2004, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
IEEE 1149.1 JTAG-compatible Boundary Scan
2.5 V or 3.3 V +10%/–10% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleaved Burst mode
Internal input resistors on mode pins allow floating mode pins
Byte Write (BW) and/or Global Write (GW) operation
Internal self-timed write cycle
Automatic power-down for portable applications
JEDEC-standard 165-bump BGA package
Functional Description
Applications
The GS816118/36CD is an 18,874,368-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the
user via the FT mode pin (Pin 14). Holding the FT mode pin low
places the RAM in Flow Through mode, causing output data to
bypass the Data Output Register. Holding FT high places the
RAM in Pipeline mode, activating the rising-edge-triggered Data
Output Register.
SCD Pipelined Reads
The GS816118/36CD is a SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High)
of the ZZ signal, or by stopping the clock (CK). Memory data is
retained during Sleep mode.
Core and Interface Voltages
The GS816118/36CD operates on a 1.8 V power supply. All input
are 1.8 V compatible. Separate output power (VDDQ) pins are used
to decouple output noise from the internal circuits and are 1.8 V
compatible.
Parameter Synopsis
-333
-300
-250
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
3.0
2.5
3.3
2.5
4.0
ns
Curr (x18)
Curr (x32/x36)
375
435
335
390
280
330
mA
Flow Through
2-1-1-1
tKQ
tCycle
4.5
5.0
5.5
ns
Curr (x18)
Curr (x32/x36)
280
335
230
270
210
240
mA
相关PDF资料 |
PDF描述 |
|---|---|
| GS8161EV32BD-200 | 512K X 32 CACHE SRAM, 6.5 ns, PBGA165 |
| GS8161Z18DGD-200IVT | 1M X 18 ZBT SRAM, 6.5 ns, PBGA165 |
| GS8161Z18DT-250IV | 1M X 18 ZBT SRAM, 5.5 ns, PQFP100 |
| GS8161Z18DT-200T | 1M X 18 ZBT SRAM, 6.5 ns, PQFP100 |
| GS816218 | 1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS816136D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs |
| GS816136D) | 制造商:未知厂家 制造商全称:未知厂家 功能描述:1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs |
| GS816136D-133 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D) |
| GS816136D-133I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D) |
| GS816136D-150 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D) |
发布紧急采购，3分钟左右您将得到回复。