参数资料
型号: GS8161Z18BT-V
厂商: GSI TECHNOLOGY
英文描述: 18Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 35.7流水线和流量,通过同步唑的SRAM
文件页数: 1/35页
文件大小: 790K
代理商: GS8161Z18BT-V
GS8161ZxxB(T/D)-xxxV
18Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz
150 MHz
1.8 V or 2.5 V V
DD
1.8 V or 2.5 V I/O
100-Pin TQFP & 165-Bump BGA
Commercial Temp
Industrial Temp
Preliminary
Rev: 1.01a 6/2006
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/35
2004, GSI Technology
Features
User-configurable Pipeline and Flow Through mode
NBT (No Bus Turn Around) functionality allows zero wait
read-write-read bus utilization
Fully pin-compatible with both pipelined and flow through
NtRAM, NoBL and ZBT SRAMs
IEEE 1149.1 JTAG-compatible Boundary Scan
1.8 V or 2.5 V core power supply
1.8 V or 2.5 V I/O supply
LBO pin for Linear or Interleave Burst mode
Pin-compatible with 2M, 4M, and 8M devices
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
ZZ pin for automatic power-down
JEDEC-standard 100-lead TQFP and 165-bump FP-BGA
packages
RoHS-compliant TQFPand BGA packages available
Functional Description
The GS8161ZxxB(T/D)-xxxV is an 18Mbit Synchronous
Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL
or other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable, ZZ and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8161ZxxB(T/D)-xxxV may be configured by the user
to operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, in addition to the rising-edge-
triggered registers that capture input signals, the device
incorporates a rising-edge-triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8161ZxxB(T/D)-xxxV is implemented with GSI's high
performance CMOS technology and is available in JEDEC-
standard 100-pin TQFP and 165-bump FP-BGA packages.
Parameter Synopsis
-250
3.0
4.0
280
330
-200
3.0
5.0
230
270
-150
3.8
6.7
185
210
Unit
ns
ns
mA
mA
Pipeline
3-1-1-1
t
KQ
(x18/x36)
tCycle
Curr
(x18)
Curr
(x32/x36)
t
KQ
tCycle
Curr
(x18)
Curr
(x32/x36)
Flow Through
2-1-1-1
5.5
5.5
210
240
6.5
6.5
185
205
7.5
7.5
170
190
ns
ns
mA
mA
相关PDF资料
PDF描述
GS8161Z32BD-150IV 18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z32BD-150V 18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z32BD-200IV 18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z32BD-200V 18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z32BD-250IV 18Mb Pipelined and Flow Through Synchronous NBT SRAM
相关代理商/技术参数
参数描述
GS8161Z18D-133 制造商:GSI 制造商全称:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-133I 制造商:未知厂家 制造商全称:未知厂家 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-133IT 制造商:GSI 制造商全称:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-133T 制造商:GSI 制造商全称:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8161Z18D-150 制造商:GSI 制造商全称:GSI Technology 功能描述:18Mb Pipelined and Flow Through Synchronous NBT SRAM