- 您现在的位置：买卖IC网 > PDF目录173638 > GS8321EV18GE-133T (GSI TECHNOLOGY) 2M X 18 CACHE SRAM, 8.5 ns, PBGA165 PDF资料下载
参数资料
| 型号： | GS8321EV18GE-133T |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 2M X 18 CACHE SRAM, 8.5 ns, PBGA165 |
| 封装： | 15 X 17 MM, 1 MM PITCH, BUMP, FPBGA-165 |
| 文件页数： | 1/33页 |
| 文件大小： | 1013K |
| 代理商： | GS8321EV18GE-133T |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
GS8321EV18/32/36E-250/225/200/166/150/133
2M x 18, 1M x 32, 1M x 36
36Mb Sync Burst SRAMs
250 MHz–133 MHz
1.8 V VDD
1.8 V I/O
165-Bump FP-BGA
Commercial Temp
Industrial Temp
Rev: 1.03 4/2005
1/33
2003, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
FT pin for user-configurable flow through or pipeline operation
Dual Cycle Deselect (DCD) operation
IEEE 1149.1 JTAG-compatible Boundary Scan
1.8 V +10%/–10% core power supply
1.8 V I/O supply
LBO pin for Linear or Interleaved Burst mode
Internal input resistors on mode pins allow floating mode pins
Default to Interleaved Pipeline mode
Byte Write (BW) and/or Global Write (GW) operation
Internal self-timed write cycle
Automatic power-down for portable applications
JEDEC-standard 165-bump FP-BGA package
Pb-Free 165-bump BGA package available
Functional Description
Applications
The GS8321EV18/32/36E is a 37,748,736-bit high
performance synchronous SRAM with a 2-bit burst address
counter. Although of a type originally developed for Level 2
Cache applications supporting high performance CPUs, the
device now finds application in synchronous SRAM
applications, ranging from DSP main store to networking chip
set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx,
BW, GW) are synchronous and are controlled by a positive-
edge-triggered clock input (CK). Output enable (G) and power
down control (ZZ) are asynchronous inputs. Burst cycles can
be initiated with either ADSP or ADSC inputs. In Burst mode,
subsequent burst addresses are generated internally and are
controlled by ADV. The burst address counter may be
configured to count in either linear or interleave order with the
Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
DCD Pipelined Reads
The GS8321EV18/32/36E is a DCD (Dual Cycle Deselect)
pipelined synchronous SRAM. SCD (Single Cycle Deselect)
versions are also available. DCD SRAMs pipeline disable
commands to the same degree as read commands. DCD RAMs
hold the deselect command for one full cycle and then begin
turning off their outputs just after the second rising edge of
clock.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write
control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS8321EV18/32/36E operates on a 1.8 V power supply.
All input are 1.8 V compatible. Separate output power (VDDQ)
pins are used to decouple output noise from the internal circuits
and are 1.8 V compatible.
Parameter Synopsis
-250 -225 -200 -166 -150 -133 Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
4.0
2.7
4.4
3.0
5.0
3.5
6.0
3.8
6.6
4.0
7.5
ns
Curr (x18)
Curr (x32/x36)
285
330
250
290
215
255
200
235
190
220
165
195
mA
Flow
Through
2-1-1-1
tKQ
tCycle
5.5
6.0
6.5
7.0
7.5
8.5
ns
Curr (x18)
Curr (x32/x36)
205
235
195
225
185
210
175
200
165
190
155
175
mA
相关PDF资料 |
PDF描述 |
|---|---|
| GS8321ZV36E-150T | 1M X 36 ZBT SRAM, 8.5 ns, PBGA165 |
| GS832236AB-300T | 1M X 36 CACHE SRAM, PBGA119 |
| GS832472GC-150I | 512K X 72 CACHE SRAM, 10 ns, PBGA209 |
| GS832472GC-250T | 512K X 72 CACHE SRAM, 6 ns, PBGA209 |
| GS8342D08E-333T | 4M X 8 STANDARD SRAM, 0.45 ns, PBGA165 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8321EV18GE-150 | 制造商:GSI 制造商全称:GSI Technology 功能描述:2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
| GS8321EV18GE-150I | 制造商:GSI 制造商全称:GSI Technology 功能描述:2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
| GS8321EV18GE-166 | 制造商:GSI 制造商全称:GSI Technology 功能描述:2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
| GS8321EV18GE-166I | 制造商:GSI 制造商全称:GSI Technology 功能描述:2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
| GS8321EV18GE-200 | 制造商:GSI 制造商全称:GSI Technology 功能描述:2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs |
发布紧急采购，3分钟左右您将得到回复。