- 您现在的位置：买卖IC网 > PDF目录385327 > GS8640Z36T-167 (GSI TECHNOLOGY) 72Mb Pipelined and Flow Through Synchronous NBT SRAM PDF资料下载
参数资料
| 型号： | GS8640Z36T-167 |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | DRAM |
| 英文描述： | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| 中文描述： | 2M X 36 ZBT SRAM, 8 ns, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 11/25页 |
| 文件大小： | 618K |
| 代理商： | GS8640Z36T-167 |
GS8640Z18/36T-300/250/200/167
Product Preview
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 1/2006
11/25
2004, GSI Technology
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Mode Pin Functions
Mode Name
Pin Name
State
L
H
L
H or NC
L or NC
Function
Linear Burst
Interleaved Burst
Flow Through
Pipeline
Active
Standby, I
DD
= I
SB
Dual Cycle Deselect
Single Cycle Deselect
High Drive (Low Impedance)
Low Drive (High Impedance)
Activate DQPx I/Os (x18/x3672 mode)
Deactivate DQPx I/Os (x16/x3272 mode)
Burst Order Control
LBO
Output Register Control
FT
Power Down Control
ZZ
H
Single/Dual Cycle Deselect Control
SCD
L
H or NC
L
H or NC
L
H or NC
FLXDrive Output Impedance Control
ZQ
9th Bit Enable
PE
Note:
There is a are pull-up devices on the ZQ, SCD, and FT pins and a pull-down device on the ZZ pin, so those this input pins can be
unconnected and the chip will operate in the default states as specified in the above tables.
相关PDF资料 |
PDF描述 |
|---|---|
| GS8640Z36T-167I | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8640Z36T-200 | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8640Z36T-200I | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8640Z36T-250 | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8640Z36T-250I | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8640Z36T-167I | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8640Z36T-167IV | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8640Z36T-167V | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8640Z36T-200 | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8640Z36T-200I | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
发布紧急采购，3分钟左右您将得到回复。