- 您现在的位置：买卖IC网 > PDF目录385329 > GS8642Z18B-200 (GSI TECHNOLOGY) 72Mb Pipelined and Flow Through Synchronous NBT SRAM PDF资料下载
参数资料
| 型号： | GS8642Z18B-200 |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | DRAM |
| 英文描述： | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| 中文描述： | 4M X 18 ZBT SRAM, 7.5 ns, PBGA119 |
| 封装： | 14 X 22 MM, 1.27 MM PITCH, FPBGA-119 |
| 文件页数： | 25/34页 |
| 文件大小： | 872K |
| 代理商： | GS8642Z18B-200 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
ID Register Contents
Die
Revision
Code
Not Used
I/O
Configuration
GSI Technology
JEDEC Vendor
ID Code
P
Bit #
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
0
x72
X
X
X
X
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
0
0
0 1 1 0 1 1 0 0 1
1
x36
X
X
X
X
0
0
0
X
1
0
0
1
0
0
0
0
1
0
0
0
0
0
0 1 1 0 1 1 0 0 1
1
x32
X
X
X
X
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
0 1 1 0 1 1 0 0 1
1
x18
X
X
X
X
0
0
0
X
1
0
0
1
0
0
0
0
1
0
1
0
0
0
0 1 1 0 1 1 0 0 1
1
x16
X
X
X
X
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0 1 1 0 1 1 0 0 1
1
Product Preview
GS8642Z18(B)/GS8642Z36(B)/GS8642Z72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 5/2005
25/34
2004, GSI Technology
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
相关PDF资料 |
PDF描述 |
|---|---|
| GS8642Z18B-200I | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8642Z18B-250 | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8642Z18B-250I | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8642Z18B-300 | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8642Z18B-300I | 72Mb Pipelined and Flow Through Synchronous NBT SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8642Z18B-200I | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8642Z18B-250 | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8642Z18B-250I | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8642Z18B-250M | 制造商:GSI Technology 功能描述:119 BGA - Bulk |
| GS8642Z18B-300 | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM |
发布紧急采购，3分钟左右您将得到回复。