参数资料
型号: GS8642Z72GC-300I
厂商: GSI TECHNOLOGY
元件分类: DRAM
英文描述: 72Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述: 1M X 72 ZBT SRAM, 5.5 ns, PBGA209
封装: 22 X 14 MM, 1 MM PITCH, ROHS COMPLIANT, BGA-209
文件页数: 14/34页
文件大小: 872K
代理商: GS8642Z72GC-300I
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
Product Preview
GS8642Z18(B)/GS8642Z36(B)/GS8642Z72(C)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.02 5/2005
14/34
2004, GSI Technology
Burst Counter Sequences
BPR 1999.05.18
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after 2 cycles of wake up time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to I
SB
2. The duration of
Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, I
SB
2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing Diagram
tZZR
tZZH
tZZS
tKL
tKH
tKC
CK
ZZ
Designing for Compatibility
The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the FT signal. Not
all vendors offer this option, however most mark the pin V
DD
or V
DDQ
on pipelined parts and V
SS
on flow through parts. GSI NBT
SRAMs are fully compatible with these sockets. Other vendors mark the pin as a No Connect (NC). GSI RAMs have an internal
pull-up device on the FT pin so a floating FT pin will result in pipelined operation. If the part being replaced is a pipelined mode
part, the GSI RAM is fully compatible with these sockets. In the unlikely event the part being replaced is a Flow Through device,
the pin will need to be pulled low for correct operation.
相关PDF资料
PDF描述
GS8642Z18GB-200 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642Z18GB-200I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642Z18GB-250 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642Z18GB-250I 72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642Z18GB-300 72Mb Pipelined and Flow Through Synchronous NBT SRAM
相关代理商/技术参数
参数描述
GS8642Z72GC-300IV 制造商:GSI Technology 功能描述:72MB S/DCD SYNCH BURST SRAM - Bulk
GS8642Z72GC-300V 制造商:GSI Technology 功能描述:72MB S/DCD SYNCH BURST SRAM - Bulk
GS8642ZV18B 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B-167 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8642ZV18B-167I 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM