- 您现在的位置：买卖IC网 > PDF目录385337 > GS8662R09E-200I (GSI TECHNOLOGY) 72Mb SigmaCIO DDR-II Burst of 4 SRAM PDF资料下载
参数资料
| 型号： | GS8662R09E-200I |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | DRAM |
| 英文描述： | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| 中文描述： | 8M X 9 DDR SRAM, 0.45 ns, PBGA165 |
| 封装： | 15 MM X 17 MM, 1MM PITCH, FPBGA-165 |
| 文件页数： | 9/37页 |
| 文件大小： | 942K |
| 代理商： | GS8662R09E-200I |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
Preliminary
GS8662R08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
9/37
2005, GSI Technology
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 4 beat data transfer. The x18
version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) write control is implemented on the 8-bit-wide version of the device. For the x8 version of the device,
“Nybble Write Enable” and “NBx” may be substituted in all the discussion above.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample
Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Beat 3
0
0
Data In
Data In
Beat 4
1
0
Don’t Care
Data In
Resulting Write Operation
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Byte 1
D0–D8
Byte 2
D9–D17
Written
Unchanged
Unchanged
Written
Written
Written
Unchanged
Written
Beat 1
Beat 2
Beat 3
Beat 4
Output Register Control
SigmaCIO DDR-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the
Output Register Clock inputs, C and C. The Output Register Clock inputs can be used to make small phase adjustments in the firing
of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of
the K and K clocks. If the C and C clock inputs isare tied high, the RAM reverts to K and K control of the outputs, allowing the
RAM to function as a conventional pipelined read SRAM.
相关PDF资料 |
PDF描述 |
|---|---|
| GS8662R09E-250 | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R09E-250I | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R09E-300 | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R09E-300I | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R09E-333 | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8662R09E-250 | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R09E-250I | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R09E-300 | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R09E-300I | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R09E-333 | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb SigmaCIO DDR-II Burst of 4 SRAM |
发布紧急采购，3分钟左右您将得到回复。