- 您现在的位置：买卖IC网 > PDF目录385337 > GS8662R36GE-333I (GSI TECHNOLOGY) 72Mb SigmaCIO DDR-II Burst of 4 SRAM PDF资料下载
参数资料
| 型号： | GS8662R36GE-333I |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | DRAM |
| 英文描述： | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| 中文描述： | 2M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| 封装： | 15 MM X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165 |
| 文件页数： | 8/37页 |
| 文件大小： | 942K |
| 代理商： | GS8662R36GE-333I |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
Preliminary
GS8662R08/09/18/36E-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 9/2005
8/37
2005, GSI Technology
Power-Up Sequence for SigmaQuad-II SRAMs
SigmaQuad-II SRAMs must be powered-up in a specific sequence in order to avoid undefined operations.
Power-Up Sequence
1. Power-up and maintain Doff at low state.
1a.
Apply V
DD
.
1b. Apply V
DDQ
.
1c. Apply V
REF
(may also be applied at the same time as V
DDQ
).
2. After power is achieved and clocks (K, K, C, C) are stablized, change Doff to high.
3. An additional 1024 clock cycles are required to lock the DLL after it has been enabled.
Note:
If you want to tie Doff high with an unstable clock, you must stop the clock for a minimum of 30 seconds to reset the DLL after the clocks become
stablized.
DLL Constraints
The DLL synchronizes to either K or C clock. These clocks should have low phase jitter (t
KCVar
on page 20).
The DLL cannot operate at a frequency lower than 119 MHz.
If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during
the initial stage.
Power-Up Sequence (Doff controlled)
Power UP Interval
Unstable Clocking Interval
DLL Locking Interval (1024 Cycles)
Normal Operation
K
K
V
DD
V
DDQ
V
REF
Doff
Power-Up Sequence (Doff tied High)
Power UP Interval
Unstable Clocking Interval
Stop Clock Interval
30ns Min
DLL Locking Interval (1024 Cycles)
Normal Operation
K
K
V
DD
V
DDQ
V
REF
Doff
Note:
If the frequency is changed, DLL reset is required. After reset, a minimum of 1024 cycles is required for DLL lock.
相关PDF资料 |
PDF描述 |
|---|---|
| GS8662R08E | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R08E-167 | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R08E-167I | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R08E-200 | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
| GS8662R08E-200I | 72Mb SigmaCIO DDR-II Burst of 4 SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8662S08BD-400 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8662S08E | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM |
| GS8662S08E-167 | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM |
| GS8662S08E-167I | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM |
| GS8662S08E-200 | 制造商:GSI 制造商全称:GSI Technology 功能描述:72Mb Burst of 2 DDR SigmaSIO-II SRAM |
发布紧急采购，3分钟左右您将得到回复。