- 您现在的位置：买卖IC网 > PDF目录385340 > GS88136BGD-250V (GSI TECHNOLOGY) 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs PDF资料下载
参数资料
| 型号： | GS88136BGD-250V |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | DRAM |
| 英文描述： | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| 中文描述： | 256K X 36 CACHE SRAM, 5.5 ns, PBGA165 |
| 封装： | 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165 |
| 文件页数： | 26/36页 |
| 文件大小： | 776K |
| 代理商： | GS88136BGD-250V |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
GS88118/32/36B(T/D)-xxxV
Rev: 1.00 6/2006
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
26/36
2006, GSI Technology
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
Select DR
Capture DR
0
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
1
Select IR
Capture IR
0
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
1
Test Logic Reset
Run Test Idle
0
1
0
1
1
0
1
1
1
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
1
1
1
1
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
相关PDF资料 |
PDF描述 |
|---|---|
| GS88136BGT-150IV | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS88136BGT-150V | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS88136BGT-200IV | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS88136BGT-200V | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS88136BGT-250IV | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS88136BGD-300 | 制造商:GSI 制造商全称:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS88136BGD-300I | 制造商:GSI 制造商全称:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS88136BGD-333 | 制造商:GSI 制造商全称:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS88136BGD-333I | 制造商:GSI 制造商全称:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS88136BGT-150 | 制造商:GSI 制造商全称:GSI Technology 功能描述:512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
发布紧急采购，3分钟左右您将得到回复。