- 您现在的位置：买卖IC网 > PDF目录299162 > GS88136T-11.5IT (GSI TECHNOLOGY) 256K X 36 CACHE SRAM, 11.5 ns, PQFP100 PDF资料下载
参数资料
| 型号： | GS88136T-11.5IT |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 256K X 36 CACHE SRAM, 11.5 ns, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 1/33页 |
| 文件大小： | 463K |
| 代理商： | GS88136T-11.5IT |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
Rev: 1.11 9/2000
1/33
2000, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Preliminary
GS88118/36T-11/11.5/100/80/66
512K x 18, 256K x 36 ByteSafe
8Mb Sync Burst SRAMs
100 MHz–66 MHz
3.3 V VDD
3.3 V and 2.5 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
1.11 9/2000Features
FT pin for user-configurable flow through or pipelined
operation
Single Cycle Deselect (SCD) Operation
IEEE 1149.1 JTAG-compatible Boundary Scan
On-chip write parity checking; even or odd selectable
3.3 V +10%/–5% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleaved Burst mode
Internal input resistors on mode pins allow floating mode pins
Default to Interleaved Pipeline mode
Byte Write (BW) and/or Global Write (GW) operation
Common data inputs and data outputs
Clock Control, registered, address, data, and control
Internal self-timed write cycle
Automatic power-down for portable applications
100-lead TQFP package
Functional Description
Applications
The GS88118//36T is a 9,437,184-bit high performance
synchronous SRAM with a 2-bit burst address counter.
Although of a type originally developed for Level 2 Cache
applications supporting high performance CPUs, the device
now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enables (E1, E2), address burst
control inputs (ADSP, ADSC, ADV) and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
SCD Pipelined Reads
The GS88118//36T is a SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the byte write
control inputs.
ByteSafe Parity Functions
The GS88118/36T features ByteSafe data security functions.
See detailed discussion following.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(high) of the ZZ signal, or by stopping the clock (CK).
Memory data is retained during Sleep mode.
Core and Interface Voltages
The GS88118//36T operates on a 3.3 V power supply, and all
inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate
output power (VDDQ) pins are used to decouple output noise
from the internal circuit.
-11
-11.5
-100
-80
-66
Pipeline
3-1-1-1
tCycle
tKQ
IDD
10 ns
4.0 ns
225 mA
10 ns
4.0 ns
225 mA
10 ns
4.0 ns
225 mA
12.5 ns
4.5 ns
200 mA
15 ns
5.0 ns
185 mA
Flow
Through
2-1-1-1
tKQ
tCycle
IDD
11 ns
15 ns
180 mA
11.5 ns
15 ns
180 mA
12 ns
15 ns
180 mA
14 ns
15 ns
175 mA
18 ns
20 ns
165 mA
相关PDF资料 |
PDF描述 |
|---|---|
| GS881E36BT-150T | 256K X 36 CACHE SRAM, 7.5 ns, PQFP100 |
| GS881E18BD-150 | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS881E18BD-150I | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS881E18BD-200 | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
| GS881E18BD-200I | 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS88136T-11I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x36 Fast Synchronous SRAM |
| GS88136T-66 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x36 Fast Synchronous SRAM |
| GS88136T-66I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x36 Fast Synchronous SRAM |
| GS88136T-80 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x36 Fast Synchronous SRAM |
| GS88136T-80I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x36 Fast Synchronous SRAM |
发布紧急采购，3分钟左右您将得到回复。